

Single Chip Microcontroller Plus PLL LSI with On-Chip UVEPROM

Preliminary

Overview

The LC72E32 microcontroller is an on-chip UVEPROM version of the LC7232N single-chip microcontroller plus PLL product. The LC72E32 has the same functions and pin assignment as the LC7232N mask ROM version. Its on-chip EPROM has an 8-Kbyte capacity and a 4-Kword by 16-bit organization. Since programs can be rewritten multiple times, the LC72E32 is optimal for program development.

Features

- Options can be switched with EPROM data
 The LC7232N option functions can be specified with EPROM data. This allows the actual mass production printed circuit board to be used for test product evaluation.
- 8 Kbytes (with a 4-Kword by 16-bit organization) of UVEPROM on chip
 - The LC72E32 includes 8 Kbytes of UVEPROM (ultraviolet erasable EPROM) on chip.
- The pin arrangement is identical to that of the LC7232N mask ROM version, i.e., pin compatibility is maintained.


Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0$ V

Package Dimensions

unit: mm

3152A-QIP80



Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +6.5	V
Input voltage	V _{IN} 1	HOLD, INT, RES, ADI, SNS, and the G port	-0.3 to +13	V
Imput voltage	V _{IN} 2	Inputs other than V _{IN} 1	-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT} 1	H port	-0.3 to +15	٧
Output voltage	V _{OUT} 2	Outputs other than V _{OUT} 1	-0.3 to V _{DD} + 0.3	٧
	l _{OUT} 1	All D and H port pins	0 to 5	mA
Output current	l _{out2}	All E and F port pins	0 to 3	mA
Output current	l _{OUT} 3	All B and C port pins	0 to 1	mA
	l _{OUT} 4	S1 to S28 and all I port pins	0 to 1	mA
Allowable power dissipation	Pd max	Topg = 10 to 40°C	400	mW
Operating temperature	Topr		10 to 40	°C
Storage temperature	Tstg		-45 to +125	°C

Note: There are circuits in this IC with reduced resistance to damage from static electricity. Thus special care is required when handling this product.


Allowable Operating Ranges at Ta = 10 to $40^{\circ} C$, V_{DD} = 3.5 to 5.5 V

Parameter	Symbol	Conditions	Ratings						
Parameter	Symbol	Conditions	min	typ	max	Unit			
	V _{DD} 1	CPU and PLL operating	4.5	••••	5.5	٧			
Supply voltage	V _{DD} 2	CPU operating	3.5		5.5	٧			
	V _{DD} 3	Memory retention voltage	1.3	-	5.5	٧			
	V _{IH} 1	G port	0.7 V _{DD}		8.0	٧			
	V _{IH} 2	RES, INT, HOLD	0.8 V _{DD}		8.0	٧			
Input high level voltage	V _{IH} 3	SNS	2.5		8.0	٧			
input nign level voltage	V _{IH} 4	A port	0.6 V _{DD}		V _{DD}	٧			
	V _{IH} 5	E and F ports	0.7 V _{DD}		V _{DD}	٧			
	V _{IH} 6	LCTR (period measurement), V _{DD} 1	0.8 V _{DD}		V _{DD}	٧			
	V _{IL} 1	G port	0		0.3 V _{DD}	٧			
	V _{IL} 2	RES, INT	0	,	0.2 V _{DD}	٧			
	V _{IL} 3	SNS	0		1.3	V			
Input low level voltage	V _{IL} 4	A port	0		0.2 V _{DD}	V			
	V _{IL} 5	E and F ports	0		0.3 V _{DD}	V			
	V _{IL} 6	LCTR (period measurement), V _{DD} 1	0		0.2 V _{DD}	٧			
	V _{IL} 7	HOLD	0		0.4 V _{DD}	٧			
	f _{IN} 1	XIN	4.0	4.5	5.0	MHz			
	f _{IN} 2	FMIN, V _{IN} 2, V _{DD} 1	10		130	MHz			
1.5	f _{IN} 3	FMIN, V _{IN} 3, V _{DD} 1	10		150	MHz			
Innut for account	f _{IN} 4	AMIN (L), V _{IN} 4, V _{DD} 1	0.5		10	MHz			
Input frequency	f _{IN} 5	AMIN (H), V _{IN} 5, V _{DD} 1	2.0		40	MHz			
	f _{IN} 6	HCTR, V _{IN} 6, V _{DD} 1	0.4		12	MHz			
	f _{IN} 7	LCTR (frequency), V _{IN} 7, V _{DD} 1	100		500	kHz			
	f _{IN} 8	LCTR (period), V _{1H} 6, V _{1L} 6, V _{DD} 1	1		20 × 10 ³	Hz			
	V _{iN} 1	XIN	0.50		1.5	Vrms			
	V _{IN} 2	FMIN	0.10	· <u></u>	1.5	Vrms			
Input amplitude	V _{IN} 3	FMIN	0.15		1.5	Vrms			
	V _{IN} 4, 5	AMIN	0.10		1.5	Vrms			
	V _{IN} 6, 7	LCTR, HCTR	0.10	,	1.5	Vrms			
Input voltage range	V _{IN} 8	ADI	0		V _{DD}	V			

Electrical Characteristics for the Allowable Operating Ranges


D	0	0				
Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V _H	LCTR (period), RES, INT	0.1 V _{DD}			V
Rejected pulse width	P _{REJ}	SNS			50	μs
Power-down detection voltage	V _{DET}		3.0	3.5	4.0	V
	l _{IH} 1	INT, HOLD, RES, ADI, SNS, and G port: V _I = 5.5 V		-	3.0	μА
Input high level current	I _{łH} 2	A, E, and F ports: E and F ports with outputs off, A port with no R _{PD} , V _I = V _{DD}			3.0	μА
mpatingniever current	I _{IH} 3	XIN: V _I = V _{DD} = 5.0 V	2.0	5.0	15	μΑ
	I _{IH} 4	FMIN, AMIN, HCTR, LCTR: V _I = V _{DD} = 5.0 V	4.0	10	. 30	μА
	I _{SH} 5	A port: With an R_{PD} , $V_I = V_{DD} = 5.0 \text{ V}$		50		μΑ
	l _{IL} 1	INT, HOLD, RES, ADI, SNS, and G port: V _I = V _{SS}			3.0	μΑ
Input low level current	l _{IL} 2	A, E, and F ports: E and F ports with outputs off, A port with no R_{PD} , $V_i = V_{SS}$			3.0	μΑ
	I _{IL} 3	XIN: VIN = VSS	2.0	5.0	15	μA
	I _{IL} 4	FMIN, AMIN, HCTR, LCTR: V _I = V _{SS}	4.0	10	30	μА
Input floating voltage	V _{IF}	A port: With an R _{PD}			0.05 V _{DD}	V
Pull-down resistance	R _{PD}	A port: With an R _{PD} , V _{DD} = 5.0 V	75	100	200	kΩ
	l _{OFFH} 1	EO1, EO2: V _O = V _{DD}		0.01	10	nΑ
Output high level off leakage current	l _{OFFH} 2	B, C, D, E, F, and I ports: $V_O = V_{DD}$			3.0	μА
	1 _{OFFH} 3	H port: V _O = 13 V			5.0	μА
Output low level off leakage current	I _{OFFL} 1	EO1, EO2: V _O = V _{SS}		0.01	10	nΑ
Output low level on leakage cultern	I _{OFFL} 2	B, C, D, E, F, and I ports: $V_O = V_{DD}$			3.0	μА
	V _{OH} 1	B and C ports: I _O = 1 mA	V _{DD} – 2.0	V _{DD} - 1.0	V _{DD} - 0.5	٧
	V _{OH} 2	E and F ports: I _O = 1 mA	V _{DD} 1.0			٧
	V _{OH} 3	EO1, EO2: l _O = 500 μA	V _{DD} – 1.0			٧
Output high level voltage	V _{OH} 4	XOUT: I _O = 200 μA	V _{DD} - 1.0			>
	V _{OH} 5	S1 to S28 and I port: I _O = -0.1 mA	V _{DD} - 1.0			>
	V _{OH} 6	D port: I _O = 5 mA	V _{DD} 1.0			>
	V _{OH} 7	COM1 and COM2: I _O = 25 μA	V _{DD} – 0.75	V _{DD} - 0.5	V _{DD} – 0.3	٧
	V _{OL} 1	B and C ports: I _O = 50 μA	0.5	1.0	2.0	>
	V _{OL} 2	E and F ports: I _O = 1 mA			1.0	٧
	V _{OL} 3	EO1, EO2: l _O = 500 μA			1.0	٧
Output low level voltage	V _{OL} 4	XOUT: I _O = 200 μA			1.0	V
- Land Control of the	V _{OL} 5	S1 to S28 and I port: I _O = 0.1 mA			1.0	٧
	V _{OL} 6	D port: I _O = 5 mA			1.0	٧
	V _{OL} 7	COM1, COM2: I _O = 25 μA	0.3	0.5	0.75	V
	V _{OL} 8	H port: I _O = 5 mA	(150 Ω) 0.75		(400 Ω) 2.0	٧
Output middle level voltage	V _M 1	COM1, COM2: V _{DD} = 5.0 V, I _O = 20 μA	2.0	2.5	3.0	٧
A/D conversion error		ADI: V _{DD} 1	1/2		1/2	LSB
	I _{DD} 1	V _{DD} 1, f _{IN} 2 = 130 MHz		15	20	mA
	I _{DD} 2	V_{DD} = 5.0 V, PLL stopped, CT = 2.67 μ s (HOLD mode, Figure 1)		2.7		mA
	I _{DD} 3	$V_{\rm DD}$ = 5.0 V, PLL stopped, CT = 13.33 μ s (HOLD mode, Figure 1)		1.7		mA
Current drain	I _{DD} 4	V_{DD} = 5.0 V, PLL stopped, CT \approx 40.00 μs (HOLD mode, Figure 1)		1.5		mA
	1005	V _{DD} = 5.5 V, oscillator stopped, Ta = 25°C (BACK UP mode, Figure 2)			5	μА
	I _{DD} 5	V _{DD} = 2.5 V, oscillator stopped, Ta = 25°C (BACK UP mode, Figure 2)			1	μA

Test Circuits



Note: PB to PF, PH, and PI are all open. However, PE and PF are output-selected.

Figure 1 I_{DD} 2 to I_{DD} 4 in HOLD Mode



Note: PA to PI, S1 to S24, COM1, and COM2 are all open.

Figure 2 I_{DD} 5 in BACK UP Mode

Pin Functions

Pin	Pin No.	Function	1/0	I/O circuit type	EPROM mode function
PAO PA1 PA2 PA3	35 34 33 32	Low threshold type dedicated input port These pins can be used, for example, for key data acquisition. Built-in pull-down resistors can be specified as an option. This option is in 4-pin units, and cannot be specified for individual pins. Input through these pins is disabled in BACKUP mode.	Input	BACK UP	
PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3 PD0 PD1 PD2 PD3	30 29 28 27 26 25 24 23 22 21 20 19	Dedicated output ports Since the output transistor impedances are unbalanced CMOS, these pins can be effectively used for functions such as key scan timing. These pins go to the output high impedance state in BACKUP mode. These pins go to the low level during a reset, i.e., when the RES pin is low. Dedicated output port These are normal CMOS outputs. These pins go to the output high impedance state in BACKUP mode. These pins go to the low level during a reset, i.e., when the RES pin is low.	Output	BACK UP	
PE0 PE1 PE2 PE3 PF0 PF1 PF2 PF3	18 17 16 15	I/O port These pins are switched between input and output as follows. Once an input instruction (IN, TPT, or TPF) is executed, these pins latch in the input mode. Once an output instruction (OUT, SPB, or RPB) is executed, they latch in the output mode. These pins go to the input mode during a reset, i.e., when the RES pin is low. In BACKUP mode these pins go to the input mode with input disabled. I/O port These pins are switched between input and output by the FPC instruction. The I/O states of this port can be specified for individual pins. These pins go to the input mode during a reset, i.e., when the RES pin is low. In BACKUP mode these pins go to the input mode with input disabled.	1/0	BACK UP EPROM mode A01889	Data I/O PE0: D0 PE1: D1 PE2: D2 PE3: D3 PF0: D4 PF1: D5 PF2: D6 PF3: D7
PG0 PG1 PG2 PG3	6 5 4 3	Dedicated input port Input through these pins is disabled in BACKUP mode.	Input	EPROM mode A01890	EPROM control signal inputs PG0: CE PG1: OE

Continued from preceding page.

Pin	Pin No.	Function	1/0	I/O circuit type	EPROM mode function
PH0 PH1 PH2 PH3	10 9 8 7	Dedicated output port Since these pins are high breakdown voltage n-channel transistor open-drain outputs, they can be effectively used for functions such as band power supply switching. Note that PH2 and PH3 also function as the DAC1 and DAC2 outputs. These pins go to the high impedance state during a reset, i.e., when the RES pin is low, and in BACKUP mode.	Output	BACK UP	
PI0/S25 PI1/S26 PI2/S27 PI3/S28	39 38 37 36	Dedicated output port While these pins have a CMOS output circuit structure, they can be switched to function as LCD drivers. Their function is switched by the SS and RS instructions. These pins cannot be switched individually. The LCD driver function is selected and a segment off signal is output when power is first applied or when RES is low. These pins are held at the low level in BACKUP mode. Note that when the general-purpose port use option is specified, these pins output the contents of IPORT when LPC is 1, and the contents of the general-purpose output port LATCH when LPC is 0.	Output	LPC BACK UP	
S1 to S14	63 to 50	LCD driver segment outputs A frame frequency of 100 Hz and a 1/2 duty, 1/2 bias drive type are used.	1/0	EPROM mode BACK UP	Address input S1: A0 to S14: A13
S15 to S24	49 to 40	A segment off signal is output when power is first applied or when RES is low. These pins are held at the low level in BACKUP mode. The use of these pins as general-purpose output ports can be specified as an option.	Output	BACK UP	
COM1 COM2	65 64	LCD driver common outputs A 1/2 duty, 1/2 bias drive type is used. The output when power is first applied or when AES is low is identical to the normal operating mode output. These pins are held at the low level in BACKUP mode.	Output	BACK UP	
FMIN	74	FM VCO (local oscillator) input The input must be capacitor-coupled. The input frequency range is from 10 to 130 MHz.	-	; 	
AMIN	75	AM VCO (local oscillator) input The band supported by this pin can be selected using the PLL instruction. High (2 to 40 MHz) → SW Low (0.5 to 10 MHz) → LW and MW	Input	HOLD or PLL STOP instruction	

Continued from preceding page.

Pin	Pin No.	Function	1/0	I/O circuit type	EPROM mode function
HCTR	70	Universal counter input The input should be capacitor-coupled. The input frequency range is from 0.4 to 12 MHz. This input can be effectively used for FM IF or AM IF counting. Universal counter input The input should be capacitor-coupled for input frequencies in	Input	HOLD or PLL STOP instruction	
LCTR	71	the range 100 to 150 kHz. Capacitor coupling is not required for input frequencies from 1 to 20 Hz. This input can be effectively used for AM IF counting.		A01897	
ADI	69	A/D converter input A 1.28 ms period is required for a 6-bit sequential comparison conversion. The full scale input is ((63/96) · V _{DD}) for a data value of 3FH.	Input	HOLD or PLL STOP instruction	
INT	66	Interrupt request input An interrupt is generated when the INTEN flag is set (by an SS instruction) and a falling edge is input.	Input	AO 1899	
EO1 EO2	77 78	Reference frequency and programmable divisor phase comparison error outputs Charge pump circuits are built in. EO1 and EO2 are the same.	Output	A01900	
SNS	72	Input pin used to determine if a power outage has occurred in BACKUP mode This pin can also be used as a normal input port.	Input	A01901	
НОГД	67	Input pin used to force the LC72E32 to HOLD mode The LC72E32 goes to HOLD mode when the HOLDEN flag is set (by an SS instruction) and the HOLD input goes low. A high breakdown voltage circuit is used so that this input can be used in conjunction with the normal power switch.	Input	A01901	
ĀĒŠ	68	System reset input This signal should be held low for 75 ms after power is first applied to effect a power-up reset. The reset starts when a low level has been input for at least six reference clock cycles.	Input	A01898	
XIN XOUT	1 80	Crystal oscillator connections (4.5 MHz) A feedback resistor is built in.	Input Output	XIN TO X	
TEST1 TEST2	79 2	LSI test pins. These pins must be connected to V _{SS} .			
V _{DD}	31, 73	Power supply + connections. Both pins must be connected.			EPROM write power Vpp
V _{SS}	76	Power supply – connection.			

Option

No.	Description	Selections
4	M/DT (systeholog times) including coloction	WDT included
•	WDT (watchdog timer) inclusion selection	No WDT
2	Don't A multi dessin perinter in elserien pelestien	Pull-down resistors included
	Port A pull-down resistor inclusion selection	No pull-down resistors
		2.67 μs
3	Cycle time selection	13.33 µs
		40.00 μs
4	LCD port/gods/all pursues and selection	LCD ports
4	LCD port/general-purpose port selection	General-purpose output ports

Usage Notes

The LC72E32 is provided for development of LC7232N application programs and for LC7232N function evaluation. The points listed below required attention when using the LC72E32.

1. Differences between the LC72E32 and the LC7232N

Iter	m	LC72E32	LC7232N
Operating tempera	iture (Topg)	10 to 40 °C	-40 to +85°C
Operation immediately following power on		After the 75 ms power on reset period, the LSI internation option settings are set up during a period of about 1 r. After that operation completes, program execution stewith the program counter set to location 0.	ns. After the 75 ms power on reset period, program execution
Input type of the A port immediately following power on*		No pull-down resistors	Pull-down resistors are included or not according to the option specifications.
Output type of the S1 to S28 outputs immediately following power on*		LCD ports	These pins function as either LCD ports or general- purpose output ports according to the option specifications.
Power-down detection voltage (V _{DET})		Minimum: 3.0 V Typical: 3.5 V Maximum: 4.0 V	Minimum: 2.7 V Typical: 3.0 V Maximum: 3.3 V
	I _{DD} 2	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 2.67 μs (HOLD mode, figure 1) Typical: 2.7 mA	Conditions: V _{DD} 2, PLL stopped CT = 2.67 μs (HOLD mode, Figure 1) Typical: 1.5 mA
Current drain	I _{DD} 3	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 13.33 μs (HOLD mode, figure 1) Typical: 1.7 mA	Conditions: V _{DD} 2, PLL stopped CT = 13.33 µs (HOLD mode, Figure 1) Typical: 1.0 mA
	I _{DD} 4	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 40.00 μs (HOLD mode, figure 1) Typical: 1.5 mA	Conditions: V _{DD} 2, PLL stopped CT = 40.00 µs (HOLD mode, Figure 1) Typical: 0.7 mA
The TEST1 and TEST2 pins		These are LSI test pins and must be connected to V _S	These are LSI test pins and must be either left open or connected to V _{SS} .

Note: * This refers to the option setup time of about 1 ms that occurs following the period of about 75 ms from power application.

2. PLA and options

The LC72E32 uses location 2000H to 201FH as program memory for PLA pattern specification, and locations 2020H to 2033H for option specification. This option specification allows the LC72E32 to support option setups identical to those available with the LC7232N.

LC72E32 Option Types

Symbol	Option Type	Selections
WDT	MDT (watchdow times) inclusion colortion	WDT included
WYDI	WDT (watchdog timer) inclusion selection	No WDT
ADDDN	A port pull-down resistor inclusion selection	Pull-down resistors included
APPDN	A port pull-down resistor inclusion selection	No pull-down resistors
		2.67 μs
CTIM	Cycle time selection	13.33 μs
		40.00 μs
LCDP	LCD port/general-purpose port selection	LCD ports
LCDF	CCD poregeneral-purpose port selection	General-purpose output ports

Note that these options are not determined until the option setting period of about 1 ms, which follows a period of about 75 ms from power application, has passed.

3. Use of the mass produced unit printed circuit board

When using the printed circuit board for the massed produced end product with the LC72E32, be sure to connect the TEST1 and TEST2 pins to V_{SS} and be sure to connect both pins 31 and 73 (the V_{DD} pins) to the plus side of the power supply.

4. EPROM address space

2033Н	All locations set to 00H	
2024H		
2023H	LCDP	Option specification area
2022H	CTIM	opasii oposiication area
2021H	APPDN	
2020H	WDT	
201FH	PLA2	-
2010H		PLA specification area
200FH	PLA1	•
2000H	X 6/11	
1FFFH		Program area 8 Kbytes (4 Kwords by 16 bits)
0000H L		" .

Note: Due to their structure, on-chip EPROM microcontrollers (products in which the EPROM has not been written) cannot be fully tested prior to shipment. As a result, the yield after writing may be decreased.

Usage Techniques

1. Writing the on-chip EPROM

There are two techniques that can be used to write to the LC72E32's on-chip EPROM.

• Use of a general-purpose EPROM programmer


The LC72E32's EPROM can be written using a general-purpose EPROM programmer. This requires the use of a special-purpose adapter, the LC72E32 Adapter for EPROM Programmer. Use the Intel 27512 (Vpp = 12.5 V) high-speed writing technique, and specify the address settings as locations 0 to 2033H.

• Use of the RE32 in-circuit emulator

The LC72E32's EPROM can be written using the RE32 in-circuit emulator. This requires the use of a special-purpose adapter, the LC72E32 Adapter for RE32. Use the PGOTP command as the writing technique.

2. Special-purpose EPROM writing adapters

As mentioned above, there are two EPROM writing techniques, each of which requires the use of the appropriate adapter.



Note: The external dimensions of these two adapters are essentially identical.

General-purpose EPROM programmer adapter:

Product name: LC72E32 Adapter for EPROM Programmer

Product code: NDK-DC-001-A

RE32 in-circuit emulator adapter:

Product name: LC72E32 Adapter for RE32

Product code: NDK-DC-003-A


• Erasure

Use a general-purpose EPROM eraser to erase written data.

• Light Seal


The LC72E32 includes UVEPROM, i.e., ultraviolet erasable EPROM. When actually using an LC72E32, its window should be covered with UV-opaque tape.

Pin Assignments



A01063

Block Diagram



LC72E32 Instruction Table

Abbreviations:

ADDR: Program memory address [12 bits]

b: Borrow

B: Bank number [2 bits]

C: Carry

DH: Data memory address high (row address) [2 bits]DL: Data memory address low (column address) [4 bits]

I: Immediate data [4 bits]M: Data memory addressN: Bit position [4 bits]Pn: Port number [4 bits]

r: General register (one of the locations 00 to 0FH in bank 0)

Rn: Register number [4 bits]

(): Contents of register or memory

()n: Contents of bit N of register or memory

ction		Ope	rand						-		М	achine	code	
Instruction Group	Mnemonic	1st	2nd	Function	Operation	D15	14	13	12	11	10	9 8	7 6 5 4	3 2 1 DO
	AD	r	М	Add M to r	r ← (r) + (M)	0	1	0	0	0	0	DH	DL	Rn
	ADS	٢	М	Add M to r, then skip if carry	r ← (r) + (M) skip if carry	0	1	0	0	0	1	DH	DL	Rn
SIIO	AC	r	М	Add M to r with carry	r ← (r) + (M) + C	0	1	0	0	1	0	ĎН	DL	. An
Addition instructions	ACS	r	М	Add M to r with carry, then skip if carry	r ← (r) + (M) + C skip if carry	0	1	0	Q	1	1	ÐН	DL	An
E	Al	М	ı	Add I to M	$M \leftarrow (M) + I$	0	1	0	1	0	0	ÐН	DL	1
Addīti	AIS	М	J	Add I to M, then skip if carry	M ← (M) + I skip if carry	0	1	0	1	0	1	DH	DL	I
	AIC	М	I	Add I to M with carry	M ← (M) + I + C	0	1	0	1	1	0	DH	DL	1
	AICS	М	I	Add I to M with carry, then skip if carry	M ← (M) + I + C skip if carry	0	1	0	1	1	1	DН	DL	ı
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0	1	1	0	0	0	DH	DL	Rn
	sus	ı	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$ skip if borrow	0	1	1	0	0	1	DH	, DL	Rn
Sr.	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0	1	1	0	1	0	DH	DL	Rn
Subtraction instructions	SBS	r	м	Subtract M from r with borrow, then skip if borrow	r ← (r) − (M) − b skip if borrow	0	1	1	0	1	1	DH	DL	Rn
tion	SI	М	ı	Subtract I from M	M ← (M) − I	0	1	1	1	0	0	DН	DL	1
Subtrac	SIS	М	ı	Subtract I from M, then skip if borrow	M ← (M) − I skip if borrow	0	1	1	1	0	1	DH	DL	ı
0,	SIB	М	I	Subtract I from M with borrow	M ← (M) − l − b	0	1	1	1	1	0	DН	DŁ	ı
	SIBS	М	ŀ	Subtract I from M with borrow, then skip if borrow	M ← (M) − l − b skip if borrow	0	1	1	1	1	1	DH	DŁ	l
SUS	SEQ	r	М	Skip if r equals M	r – M skip if zero	0	0	0	0	0	1	DH	DL	An
Comparison instructions	SGE	r	м	Skip if r is greater than or equal to M	r – M skip if not borrow (r) ≥ (M)	0	0	0	0	1	1	DH	DL	Rn
paríson il	SEQI	М	ı	Skip if M equal to I	M – I skip if zero	0	0	1	1	٥	1	DH	DL	I
Com	SGEI	М	J	Skip if M is greater than or equal to 1	M – I skip if not borrow (M) ≥ I	0	0	1	1	1	1	DH	DL	l

Continued from preceding page.

Instruction Group		Ope	rand						_		М	achine	code			
Instru	Mnemonic	1st	2nd.	Function	Operation	D15 14	1:	3 1	2	11	10	9 8	7 6 5 4	3 2 1	D0	
atton	AND	М	ı	AND I with M	M ← (M) ∧ I	0 0	1	1		0	0	DН	DL	ı		
Logical operation instructions	OR	М	_	OR I with M	M ← (M) ∨ I	0 0	1	1		1	0	DH	DL	ı		
Logic	EXL	r	М	Exclusive OR M with r	r ← (r) ⊕ (M)	0 0	1	C	T	0	0	DH	DL	Rn	*	
	LD	r	М	Load M to r	r ← (M)	1 0	0	C	ī	0	0	DH	DL	Rn		
	ST	М	r	Store r to M	M ← (r)	1 0	0	C	Т	0	1	DH	DL	Rn		
ctions	MVRD	r	М	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1 0	0	C		1	0	DН	DL	Rn		
Transfer instructions	MVRS	М	r	Move source M referring to r to M in the same row	M ← [DH, Rn]	1 0	0	¢		1	1	DH	DL	Rn		
Tran	MVSR	M1	M2	Move M to M in the same row	(DH, DL1) ← [DH, DL2]	1 0	0	1		0	0	DH	DL1	DL2		
	MVI	М	- 1	Move I to M	M ←- I	1 0	0	1	Ī	0	1	DH	DL	1		
	PLL	M.	١	Load M to PLL registers	PLL r ← PLL DATA	1 0	0	1		1	0	DH	DL	Rn		
t tions	ТМТ	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all ts, then skip	1 0	1	C)	0	1	DH	DL	N	N	
Bit test instructions	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0s, then skip	1 0	1	C	,	1	1	ÐН	DL	DL N		
g	JMP	AD	DR	Jump to the address	PC ← ADDR	1 0 1 1 ADDR (12 bits))				
Jump and subroutine call instructions	CAL	AD	DR	Call subroutine	PC ← ADDR Stack ← (PC) + 1	1 1	0	C	,			Δ	DDR (12 bits)		
np a	RT			Return from subroutine	PC ← Stack	1 1	0	1	T	0	1	0 0	0 0 0 0	0 0 0	0	
7 2	RTI			Return from interrupt	PC ← Stack	1 1	0	1	T	0	1	0 1	0 0 0 0	0 0 0	0	
F/F test instructions	ттм	N		Test timer F/F then skip if it has not been set	if timer F/F = 0, then skip	1 1	0	1		0	1	1 0	0000	Ŋ		
F/F test instruction	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F = 0, then skip	1 1	0	1		0	1	1 1	0 0 0 0	N		
ctions	ss	N		Set status register	(Status register 1) N ← 1	1 1	0	1		1	1	0 0	0 0,0 0	N		
rinstru	RS	N		Reset status register	(Status register 1) N ← 0	1 1	0	1	Ì	1	1	0 1	0 0 0 0	N		
Status register instru-	TST	N		Test status register true	if (Status register 2) N = all 1s, then skip	1 1	0	1		1	1	1 0	0000	N	·	
	TSF	N		Test status register false	if (Status register 2) N = all 0s, then skip	1 1	0	1	1	1	1	1 1	0 0 0 0	N		
Bank switching instructions	BANK	В		Select bank	BANK ← B	1 1	0	1		0	0	В	0000	000	0	

Continued from preceding page.

Instruction Group	Mnemonic	Operand		Foresking	0	Machine code															
		1st	2nd	Function	Operation	D15	14	13	12	11	10	9	8	7	6	5 4	T	3 2	1	D0	
I/O instruction Group	LCD	М	ı	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1	1	1	0	0	0	DI	1		DL			DIGIT			
	LCP	М	ı	Output segment pattern to LCD digit through PLA	LCD (DIGIT) ← PLA ← M	1	1	1	0	0	1	Dł	1		DL	,		D	IGIT		
	IN	М	Р	Input port data to M	M ← (Port (P))	1	1	1	0	1	0	Di	$\overline{}$		DL		Τ	Р			
	OUT	М	Р	Output contents of M to port	(Port (P)) ← M	1	1	1	0	1	1	DI	4		DL		T	P			
	SPB	Р	N	Set port bits	(Port (P)) N ← 1	1	1	1	1	0	0	0	0		Р		T	N			
	RPB	Р	N	Reset port bits	(Port (P)) N ← 0	1	1	1	1	0	1	0	1		Р		+	N			
	TPT	Р	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = atl 1s, then skip	1	1	1	1	1	0	1	0		Р			N			
	TPF	Р	z	Test port bits, then skip if all bits specified are false	if (Port (P)) N = all 0s, then skip	1	1	1	1	1	1	1	1		Р	-		N			
Universal counter instructions	ucs	! 		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0	1	0	0	0 0		I			
	UCC	1		Set I to UCCW2	UCCW2 ← I	٥	0	0	0	0	0	1	1	0	0	0 0		l			
Other instructions	FPC	N		F port I/O control	FPC latch ← N	0	0	0	1	0	0	0	0	0	0	0 0	T		N		
	CKSTP			Clock stop	Stop clock if HOLD = 0	0	0	0	1	0	0	0	1	0	0	0 0	1	0 0	0	0	
	DAC	1		Load M to D/A registers	DAreg ← DAC DATA	0	0	0	0	0	0	1	0	0	0	0 0	T		Ī		
	NOP :			No operation		0	0	0	0	0	0	0	0	0	0	0 0	7	0 0	0	0	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.