No. 5486



# SANYO

# Four-Bit Single-Chip Microcontroller with 16 KB of On-Chip EPROM

# Preliminary

# Overview

The LC66E2316 is an on-chip EPROM version of the LC6623XX Series CMOS 4-bit single-chip microcontrollers. The LC66E2316 provides the same functions as the LC662316A, and is pin compatible with that product. Since the LC66E2316 is provided in a window package, it can be reprogrammed repeatedly and is thus optimal for program development.

# **Features and Functions**

- On-chip EPROM capacity of 16 kilobytes, and an onchip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 36 pins
- DTMF generator

This microcontroller incorporates a circuit that can generate two sine wave outputs, DTMF output, or a melody output for software applications.

- 8-bit serial interface: one circuit
- Instruction cycle time: 0.95 to 10  $\mu s$  (at 4.5 to 5.5 V)
- · Powerful timer functions and prescalers
  - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
  - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.


— Time base function using a 12-bit prescaler.

- Powerful interrupt system with 10 interrupt factors and 7 interrupt vector locations.
  - External interrupts: 3 factors/3 vector locations
  - Internal interrupts: 4 factors/4 vector locations
     (Waveform output internal interrupts: 3 factors and 1 vector; shared with external expansion interrupts)
- Flexible I/O functions Selectable options include 20-mA drive outputs, inverter
  - circuits, pull-up and open-drain circuits.
- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIC42S (window), QFC48 (window)
- Evaluation LSIs: LC66599 (evaluation chip) + EVA800/850 TB662YXX2

# **Package Dimensions**


unit: mm

## 3127-DIC42S





## 3157-QFC48




SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN


# **Series Organization**

| Type No.                  | No. of<br>pins | ROM capacity           | RAM<br>capacity | Pa                    | ckage                | Features   |  |
|---------------------------|----------------|------------------------|-----------------|-----------------------|----------------------|--|--|
| LC66304A/306A/308A        | 42             | 4 K/6 K/8 KB           | 512 W           | DIP42S                | QFP48E               |  |  |
| LC66404A/406A/408A        | 42             | 4 K/6 K/8 KB           | 512 W           | DIP42S                | QFP48E               | Normal versions<br>- 4.0 to 6.0 V/0.92 μs                                    |  |
| LC66506B/508B/512B/516B   | 64             | 6 K/8 K/12 K/16 KB     | 512 W           | DIP64S                | QFP64A               |  |  |
| LC66354A/356A/358A        | 42             | 4 K/6 K/8 KB           | 512 W           | DIP42S                | QFP48E               |  |  |
| LC66354S/356S/358S        | 42             | 4 K/6 K/8 KB           | 512 W           |                       | QFP44M               | Low-voltage versions<br>2.2 to 5.5 V/3.92 µs                                 |  |
| LC66556A/558A/562A/566A   | 64             | 6 K/8 K/12 K/16 KB     | 512 W           | DIP64S                | QFP64E               | - 2.2 to 5.5 v/5.92 µs   |  |
| LC66354B/356B/358B        | 42             | 4 K/6 K/8 KB           | 512 W           | DIP42S                | QFP48E               | Low-voltage high-speed versions  |  |
| LC66556B/558B/562B/566B   | 64             | 6 K/8 K/12 K/16 KB     | 512 W           | DIP64S                | QFP64E               | 3.0 to 5.5 V/0.92 μs   |  |
| LC66354C/356C/358C        | 42             | 4 K/6 K/8 KB           | 512 W           | DIP42S                | QFP48E               | 2.5 to 5.5 V/0.92 μs   |  |
| LC662104A/06A/08A         | 30             | 4 K/6 K/8 KB           | 384 W           | DIP30SD               | MFP30S               |  |  |
| LC662304A/06A/08A/12A/16A | 42             | 4 K/6 K/8 K/12 K/16 KB | 512 W           | DIP42S                | QFP48E               | On-chip DTMF generator versions<br>3.0 to 5.5 V/0.95 µs                      |  |
| LC662508A/12A/16A         | 64             | 8 K/12 K/16 KB         | 512 W           | DIP64S                | QFP64E               |  |  |
| LC665304A/06A/08A/12A/16A | 48             | 4 K/6 K/8 K/12 K/16 KB | 512 W           | DIP48S                | QFP48E               | Dual oscillator support<br>3.0 to 5.5 V/0.95 µs                              |  |
| LC66E308                  | 42             | EPROM 8 KB             | 512 W           | DIC42S<br>with window | QFC48<br>with window | Window and OTP evaluation versions   |  |
| LC66P308                  | 42             | OTPROM 8 KB            | 512 W           | DIP42S                | QFP48E               |  |  |
| LC66E408                  | 42             | EPROM 8 KB             | 512 W           | DIC42S<br>with window | QFC48<br>with window |  |  |
| LC66P408                  | 42             | OTPROM 8 KB            | 512 W           | DIP42S                | QFP48E               | - 4.5 to 5.5 V/0.92 μs   |  |
| LC66E516                  | 64             | EPROM 16 KB            | 512 W           | DIC64S<br>with window | QFC64<br>with window |  |  |
| LC66P516                  | 64             | OTPROM 16 KB           | 512 W           | DIP64S                | QFP64E               |  |  |
| LC66E2108*                | 30             | EPROM 8 KB             | 384 W           |                       |                      |  |  |
| LC66E2316                 | 42             | EPROM 16 KB            | 512 W           | DIC42S<br>with window | QFC48<br>with window | <ul> <li>Window evaluation versions</li> <li>4.5 to 5.5 V/0.92 μs</li> </ul> |  |
| LC66E2516                 | 64             | EPROM 16 KB            | 512 W           | DIC64S<br>with window | QFC64<br>with window |  |  |
| LC66E5316                 | 52/48          | EPROM 16 KB            | 512 W           | DIC52S<br>with window | QFC48<br>with window |  |  |
| LC66P2108*                | 30             | OTPROM 8 KB            | 384 W           | DIP30SD               | MFP30S               |  |  |
| LC66P2316*                | 42             | OTPROM 16 KB           | 512 W           | DIP42S                | QFP48E               | ОТР  |  |
| LC66P2516                 | 64             | OTPROM 16 KB           | 512 W           | DIP64S                | QFP64E               | 4.0 to 5.5 V/0.95 μs   |  |
| LC66P5316                 | 48             | OTPROM 16 KB           | 512 W           | DIP48S                | QFP48E               | 1  |  |

Note: \* Under development

#### **Pin Assignments**






## Usage Notes

The LC66E2316 was created for program development, product evaluation, and prototype development for products based on the LC6623XX Series microcontrollers. Keep the following points in mind when using this product.

1. After a reset

The  $\overline{\text{RES}}$  pin must be held low for an additional 3 instruction cycles after the oscillator stabilization period has elapsed. Also, the port output circuit types are set up during the 9 instruction cycles immediately after  $\overline{\text{RES}}$  is set high. Only then is the program counter set to 0 and program execution started from that location. (The port output circuits all revert to the open-drain type during periods when  $\overline{\text{RES}}$  is low.)



#### 2. Notes on LC6623XX evaluation

The high end of the EPROM area (locations 3FF0H to 3FFFH) are the option specification area. Option specification data must be programmed for and loaded into this area. The Sanyo specified cross assembler for this product is the program LC66S.EXE. Also, insert JMP instructions so that user programs do not attempt to execute addresses that exceed the capacity of the mask ROM, and write zeros (00H) to areas (other than 3FF0H to 3FFFH) that exceed the actual capacity of the mask ROM.


3. Always apply an opaque seal to the window on the LC66E2316 package when actually using the device.

#### Main differences between the LC66E2316, LC66P2316, and LC6623XX Series

| Item   | LC6623XX Series (mask version)           | LC66E2316   | LC66P2316   |
|--|--|---|---|
| Differences in the main<br>characteristics<br>• Operating temperature range  | -30 to +70°C                             | +10 to +40°C  | -30 to +70°C  |
| Operating supply voltage/operating<br>frequency (cycle time)                 | 3.5 to 5.5 V/0.95 to 10 μs               | 4.5 to 5.5 V/0.95 to 10 μs  | 4.0 to 5.5 V/0.95 to 10 μs  |
| Input high-level current (RES)   | Maximum: 1 μA                            | Typical: 10 μA<br>(normal operation and halt mode)<br>Hold mode: 1 μA maximum | Typical: 10 μA<br>(normal operation and halt mode)<br>Hold mode: 1 μA maximum |
| Input low-level current (RES)  | Maximum: 1 µA                            | Typical: 100 μA   | Typical: 100 μA   |
| Current drain<br>(Operating at 4 MHz)<br>(Halt mode at 4 MHz)<br>(Hold mode) | Typical: 10 nA, maximum: 10 μA           | Larger than that for the mask versions<br>Typical: 10 nA, maximum: 10 µA*     | Larger than that for the mask versions<br>Typical: 10 nA, maximum: 10 µA*     |
| Port output types at reset   | The output type specified in the options | Open-drain outputs  | Open-drain outputs  |
| Package  | • DIP42S<br>• QFP48E                     | DIC42S window package     QFC48 window package                                | • DIP42S<br>• QFP48E  |

Note: \* Although the microcontroller will remain in hold mode if the RES pin is set low while it is in hold mode, always use the reset start sequence (after switching HOLD from low to high, switch RES from low to high) when clearing hold mode. Also not that a current of about 100 μA flows from the RES pin when it is low. This increases the hold mode current drain by about 100 μA.

See the data sheets for the individual products for details on other differences.



P4

 $\hat{\mathbf{y}}$ 

P5

 $\hat{\mathbf{i}}$ 

P6

 $\hat{\mathbf{i}}$ 

P3

Ŷ

P2

 $\widehat{\mathbb{V}}$ 

## **Pin Function Overview**

P0

ţ

P1

Ŷ

| Pin                                   | I/O                               | Overview   | Output driver type                                       | Options  | State after a reset     | Standby mode<br>operation    |
|---------------------------------------|-----------------------------------|--|--|--|-------------------------|------------------------------|
| P00/D0<br>P01/D1<br>P02/D2            | I/O                               | <ul> <li>I/O ports P00 to P03</li> <li>Input or output in 4-bit or 1-bit units</li> <li>P00 to P03 support the halt mode<br/>control function (This function can be</li> <li>Pch: Pull-up MOS type</li> <li>Nch: Intermediate sink current</li> <li>Output level on</li> </ul> |  |  | High or low<br>(option) | Hold mode:<br>Output off<br> |
| P03/D3                                |                                   | specified in bit units.)<br>• Used as data pins in EPROM mode  | n bit units.)  |  |                         | Output<br>retained           |
| P10/D4<br>P11/D5                      |                                   | I/O ports P10 to P13   | Pch: Pull-up MOS type     Nch: Intermediate sink current | <ul> <li>Pull-up MOS or<br/>Nch OD output</li> </ul> | High or low             | Hold mode:<br>Output off     |
| P12/D6<br>P13/D7                      | • Used as data pins in EPROM mode | <ul> <li>Output level on<br/>reset</li> </ul>  | (option)   | Halt mode:<br>Output<br>retained                     |                         |                              |
| P20/SI0/A0<br>P21/SO0/A1<br>P22/SCK0/ | 1/0                               | <ul> <li>I/O ports P20 to P23</li> <li>Input or output in 4-bit or 1-bit units</li> <li>P20 is also used as the serial input SI0 pin.</li> <li>P21 is also used as the serial output SO0 pin.</li> <li>P22 is also used as the serial clock</li> </ul>                         | Pch: CMOS type     Nch: Intermediate sink current        | CMOS or Nch OD                                       | н                       | Hold mode:<br>Output off     |
| A2<br>P23/INT0/A3                     |                                   | <ul> <li>SCK0 pin.</li> <li>P23 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input.</li> <li>Used as address pins in EPROM mode</li> </ul>   | type   | output   |                         | Hold mode:<br>Output off     |

| Pin   | I/O | Overview   | Output driver type   | Options   | State after a reset   | Standby mode<br>operation   |
|---|-----|--|--|---|---|---|
| P30/INT1/A4<br>P31/POUT0/<br>A5<br>P32/POUT1/<br>A6                           | I/O | <ul> <li>I/O ports P30 to P32</li> <li>Input or output in 3-bit or 1-bit units</li> <li>P30 is also used as the INT1 interrupt request.</li> <li>P31 is also used for the square wave output from timer 0.</li> <li>P32 is also used for the square wave and PWM output from timer 1.</li> <li>P31 and P32 also support 3-state outputs.</li> <li>Used as address pins in EPROM mode</li> </ul>  | <ul> <li>Pch: CMOS type</li> <li>Nch: Intermediate sink current type</li> </ul>  | CMOS or Nch OD output   | н   | Hold mode:<br>Output off<br>Halt mode:<br>Output<br>retained  |
| P33/HOLD  | I   | <ul> <li>Hold mode control input</li> <li>Hold mode is set up by the HOLD<br/>instruction when HOLD is low.</li> <li>In hold mode, the CPU is restarted by<br/>setting HOLD to the high level.</li> <li>This pin can be used as input port P33<br/>along with P30 to P32.</li> <li>When the P33/HOLD pin is at the low<br/>level, the CPU will not be reset by a<br/>low level on the RES pin. Therefore,<br/>applications must not set P33/HOLD<br/>low when power is first applied.</li> </ul> |  |   |   |   |
| P40/INV0I/<br>A7<br>P41/INV00/<br>A8<br>P42/INV11/<br>A9<br>P43/INV10/<br>A10 | I/O | <ul> <li>I/O ports P40 to P43</li> <li>Input or output in 4-bit or 1-bit units</li> <li>Input or output in 8-bit units when used<br/>in conjunction with P50 to P53.</li> <li>Can be used for output of 8-bit ROM<br/>data when used in conjunction with<br/>P50 to P53.</li> <li>Dedicated inverter circuit (option)</li> <li>Used as address pins in EPROM mode</li> </ul>   | <ul> <li>Pch: Pull-up MOS type</li> <li>CMOS type when the inverter circuit option is selected</li> <li>Nch: Intermediate sink current type</li> </ul> | <ul> <li>Pull-up MOS or<br/>Nch OD output</li> <li>Output level on<br/>reset</li> <li>Inverter circuit</li> </ul> | High or<br>low<br>(option)     Inverter<br>I/O is set<br>to the<br>output off<br>state. | Hold mode:<br>Port output<br>off, inverter<br>output off<br>Halt mode:<br>Port output<br>retained,<br>inverter<br>output<br>continues |
| P50/A11<br>P51/A12<br>P52/A13<br>P53/INT2/TA                                  | I/O | <ul> <li>I/O ports P50 to P53</li> <li>Input or output in 4-bit or 1-bit units</li> <li>Input or output in 8-bit units when used<br/>in conjunction with P40 to P43.</li> <li>Can be used for output of 8-bit ROM<br/>data when used in conjunction with<br/>P40 to P43.</li> <li>P53 is also used as the INT2 interrupt<br/>request.</li> <li>Used as address pins in EPROM mode</li> </ul>   | <ul> <li>Pch: Pull-up MOS type</li> <li>Nch: Intermediate sink current type</li> </ul>   | <ul> <li>Pull-up MOS or<br/>Nch OD output</li> <li>Output level on<br/>reset</li> </ul>                           | High or low<br>(option)   | Hold mode:<br>Output off<br>Halt mode:<br>Output<br>retained  |
| P60/ML<br>P61<br>P62/DT<br>P63/PIN1   | I/O | <ul> <li>I/O ports P60 to P63</li> <li>Input or output in 4-bit or 1-bit units</li> <li>P60 is also used as the melody output ML pin.</li> <li>P62 is also used as the tone output DT pin.</li> <li>P63 is also used for the event count input to timer 1.</li> </ul>  | <ul> <li>Pch: CMOS type</li> <li>Nch: Intermediate sink current type</li> </ul>  | CMOS or Nch OD<br>output  | н   | Hold mode:<br>Output off<br>Halt mode:<br>Output<br>retained  |

| Pin                                | I/O | Overview   | Output driver type  | Options                                 | State after a reset                 | Standby mode operation                        |
|------------------------------------|-----|--|---|---|-------------------------------------|---|
| PC2/CE                             |     | I/O ports PC2 to PC3 • Output in 2-bit or 1-bit units  | Pch: CMOS type     Nch: Intermediate sink current   | CMOS or Nch OD                          | н                                   | Hold mode:<br>Port output<br>off              |
| PC3/DASEC                          |     | PC3 is also used as the control CE and<br>DASEC pin in EPROM mode.   | type  | output                                  |                                     | Halt mode:<br>Port output<br>retained         |
| PD0/INV2I<br>PD1/INV2O             |     | Dedicated input ports PD0 to PD3   | <ul> <li>When the inverter circuit option is selected.</li> <li>Pch: CMOS type</li> </ul> | Inverter circuits                       | Normal<br>input<br>Inverter I/O     | Hold mode:<br>Inverter<br>Output off          |
| PD2/INV3I<br>PD3/INV3O             |     | Dedicated inverter circuits (option)   | Nch: Intermediate sink current type   | inverter circuits                       | goes to the<br>output off<br>state. | Halt mode:<br>Inverter<br>output<br>continues |
| PE0                                |     | Dedicated input ports  |   |   |                                     | Hold mode:<br>input<br>disabled               |
| PE1                                |     | Dedicated input ports  |   |   |                                     | Halt mode:<br>inputs<br>accepted              |
| OSC1                               | I   | System clock oscillator connections<br>When an external clock is used, leave   |   | Ceramic oscillator<br>or external clock | Option                              | Hold mode:<br>oscillator<br>stops             |
| OSC2                               | 0   | OSC2 open and connect the clock signal to OSC1.  |   | selection                               | selection                           | Halt mode:<br>oscillator<br>continues         |
| RES/V <sub>PP</sub> /<br>OE        | I   | <ul> <li>System reset input</li> <li>When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.</li> <li>This pin is also used as the V<sub>PP</sub>/OE pin in EPROM mode.</li> </ul> |   |   |                                     |   |
| TEST/<br>EPMOD                     | I   | CPU test pin<br>This pin must be connected to V <sub>SS</sub><br>during normal operation. Setting this pin<br>to +12 V switches the LC66E2316 to<br>EPROM mode.  |   |   |                                     |   |
| V <sub>DD</sub><br>V <sub>SS</sub> |     | Power supply pins  |   |   |                                     |   |

 I
 I

 Note:
 Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V<sub>DD</sub>.

 CMOS output:
 Complementary output.

 OD output:
 Open-drain output.

## **User Options**

1. Port 0, 1, 4, and 5 output level at reset option

The output levels at reset for I/O ports 0, 1, 4, and 5, in independent 4-bit groups, can be selected from the following two options.

| Option                  | Conditions and notes                                    |  |
|-------------------------|---|--|
| 1. Output high at reset | The four bits of ports 0, 1, 4, or 5 are set in a group |  |
| 2. Output low at reset  | The four bits of ports 0, 1, 4, or 5 are set in a group |  |

## 2. Oscillator circuit options

Main clock

| Option                | Circuit            | Conditions and notes                  |
|-----------------------|--------------------|---------------------------------------|
| 1. External clock     |                    | The input has Schmitt characteristics |
| 2. Ceramic oscillator | Ceramic oscillator |                                       |

Note: There is no RC oscillator option.

3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

- 4. Port output type options
  - The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be selected individually from the following two options.

| Option                                   | Circuit     | Conditions and notes  |
|--|-------------|---|
| 1. Open-drain output                     | Output data | The port P2, P3, P5, and P6 inputs have Schmitt characteristics.  |
| 2. Output with built-in pull-up resistor | Output data | The port P2, P3, P5, and P6 inputs have Schmitt characteristics.<br>The CMOS outputs (ports P2, P3, P6, and PC) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor. |

# 5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PD0/PD1, and PD2/PD3.

| Option                     | Circuit   | Conditions and notes  |
|----------------------------|---|---|
|                            | Output data   | When the open-drain output type is selected   |
| 1. Normal port I/O circuit | Output data   | When the built-in pull-up resistor output type is selected  |
| 2. Inverter I/O circuit    | Input Output data<br>Input Output data<br>Input data<br>DSB<br>Output data<br>Input data<br>DSB<br>Output data<br>Input data<br>DSB | If this option is selected, the I/O circuit is disabled<br>by the DSB signal.<br>Also note that the open-drain port output type<br>option and the high level at reset option must be<br>selected. |

| ROM area | Bit    |                   | Option specified      | Option/data relationship                   |  |
|----------|--------|-------------------|-----------------------|--|--|
|          | 7      | P5                | Output level at react | 0 = high level, 1 = low level              |  |
|          | 6      | P4                | Output level at reset |  |  |
|          | 5      | Unused            |                       | This bit must be set to 0.                 |  |
| 3FF0H    | 4      | Oscillator option |                       | 0 = external clock, 1 = ceramic oscillator |  |
| 011011   | 3      | Unused            |                       | This bit must be set to 0.                 |  |
|          | 2      | P1                | Output level at reset | 0 = low level, 1 = high level              |  |
|          | 1      | P0                |                       | _  |  |
|          | 0      |                   | timer option          | 0 = none, 1 = yes (present)                |  |
|          | 7      | P13               |                       |  |  |
|          | 6      | P12               | Output type           | 0 = OD, 1 = PU                             |  |
|          | 5      | P11               |                       |  |  |
| 3FF1H    | 4      | P10               |                       |  |  |
|          | 3      | P03               |                       |  |  |
|          | 2      | P02               | Output type           | 0 = OD, 1 = PU                             |  |
|          | 1      | P01               |                       |  |  |
|          | 0 7    | P00               |                       | This bit must be set to 0.                 |  |
|          | 6      | Unused<br>P32     |                       |  |  |
|          | 5      | P32<br>P31        | Output type           | 0 = OD, 1 = PU                             |  |
|          | 4      | P30               |                       |  |  |
| 3FF2H    | 3      | P23               |                       |  |  |
|          | 2      | P22               |                       |  |  |
|          | 1      | P21               | Output type           | 0 = OD, 1 = PU                             |  |
|          | 0      | P20               |                       |  |  |
|          | 7      | P53               |                       |  |  |
|          | 6      | P52               |                       |  |  |
|          | 5      | P51               | Output type           | 0 = OD, 1 = PU                             |  |
|          | 4      | P50               |                       |  |  |
| 3FF3H    | 3      | P43               |                       |  |  |
|          | 2      | P42               |                       |  |  |
|          | 1      | P41               | Output type           | 0 = OD, 1 = PU                             |  |
|          | 0      | P40               |                       |  |  |
|          | 7      |                   |                       |  |  |
|          | 6      | Unused            |                       | This bit must be set to 0.                 |  |
|          | 5      | Unused            |                       | This bit must be set to 0.                 |  |
| 3FF4H    | 4      |                   |                       |  |  |
| 511411   | 3      | P63               |                       |  |  |
|          | 2      | P62               | Output type           | 0 = OD, 1 = PU                             |  |
|          | 1      | P61               |                       |  |  |
|          | 0      | P60               |                       |  |  |
|          | 7      | -                 |                       |  |  |
|          | 6      | Unused            |                       | This bit must be set to 0.                 |  |
|          | 5      | -                 |                       |  |  |
| 3FF5H    | 4      |                   |                       |  |  |
|          | 3      | -                 |                       |  |  |
| -        | 2      | Unused            |                       | This bit must be set to 0.                 |  |
|          | 1      | -                 |                       |  |  |
|          | 0      |                   |                       |  |  |
|          | 7      | -                 |                       |  |  |
|          | 6<br>5 | Unused            |                       | This bit must be set to 0.                 |  |
|          | 5<br>4 | 4                 |                       |  |  |
| 3FF6H    | 4      |                   |                       |  |  |
|          |        | -                 |                       |  |  |
|          | 2      | Unused            |                       | This bit must be set to 0.                 |  |
|          | 0      | -                 |                       |  |  |
|          | U      | L                 |                       |  |  |

# LC662316 Series Option Data Area and Definitions

| ROM area | Bit     | Option specified                                 | Option/data relationship   |
|----------|---------|--|--|
|          | 7       |  |  |
|          | 6       |  |  |
|          | 5       | Unused   | This bit must be set to 0.   |
|          | 4       |  |  |
| 3FF7H    | 3       | PC3  |  |
|          | 2       | PC2 Output type                                  | 0 = OD, 1 = PU   |
|          | 1       |  |  |
|          | 0       | Unused   | This bit must be set to 0.   |
|          | 7       | ML disabled option                               | 0 = disabled, 1 = enabled  |
|          | 6       | Unused   | This bit must be set to 1.   |
|          | 5       | Unused   | This bit must be set to 1.   |
| 3FF8H    | 4       | PD3 Inverter output                              | 0 = inverter output, 1 = none  |
| 511011   | 3       | PD1  |  |
|          | 2       | Unused   | This bit must be set to 1.   |
|          | 1       | P43 Inverter output                              | 0 = inverter output, 1 = none  |
|          | 0       | P41  |  |
|          | 7       |  |  |
|          | 6       | Unused   | This bit must be set to 0.   |
|          | 5       |  |  |
| 3FF9H    | 4       |  |  |
|          | 3       |  |  |
|          | 2       | Unused   | This bit must be set to 0.   |
|          | 1       |  |  |
|          | 0       |  |  |
|          |         |  |  |
|          | 6<br>5  | Unused   | This bit must be set to 0.   |
|          | 4       |  |  |
| 3FFAH    | 3       |  |  |
|          | 2       |  |  |
|          | 1       | Unused   | This bit must be set to 0.   |
|          | 0       |  |  |
|          | 7       |  |  |
|          | 6       |  |  |
|          | 5       | Unused   | This bit must be set to 0.   |
|          | 4       |  |  |
| 3FFBH    | 3       |  |  |
|          | 2       |  |  |
|          | 1       | Unused   | This bit must be set to 0.   |
|          | 0       |  |  |
|          | 7       |  |  |
|          | 6       | Unused   | This bit must be set to 0.   |
|          | 3FFCH 3 | Unuseu   |  |
| 3EECH    |         |  |  |
|          |         |  |  |
|          | 2       | Unused   | This bit must be set to 0.   |
|          | 1       |  |  |
|          | 0       |  |  |
|          | 7       |  |  |
|          | 6       |  |  |
|          | 5       |  |  |
| 3FFDH    | 4       | Reserved. Must be set to predefined data values. | This data is generated by the assembler.<br>If the assembler is not used, set this data to '00'. |
|          | 3       |  | In the assembler is not used, set this data to '00'.   |
|          | 2       |  |  |
|          | 1       |  |  |
|          | 0       |  |  |

| ROM area | Bit | Option specified                                 | Option/data relationship                             |  |
|----------|-----|--|--|--|
|          | 7   |  |  |  |
|          | 6   |  |  |  |
|          | 5   |  |  |  |
| 3FFEH    | 4   | Reserved. Must be set to predefined data values. | This data is generated by the assembler.             |  |
| SFFER    | 3   | Reserved. Must be set to predemined data values. | If the assembler is not used, set this data to '00'. |  |
|          | 2   |  |  |  |
|          | 1   |  |  |  |
|          | 0   |  |  |  |
|          | 7   |  |  |  |
|          | 6   |  |  |  |
|          | 5   |  |  |  |
| 3FFFH    | 4   | Reserved. Must be set to predefined data values. | This data is generated by the assembler.             |  |
|          | 3   |  | If the assembler is not used, set this data to '00'. |  |
|          | 2   | ]  |  |  |
|          | 1   | ]  |  |  |
|          | 0   |  |  |  |

#### **Usage Notes**

1. Option specification

When using a Sanyo cross assembler with the LC66E2316, use the version called "LC66S.EXE" and specify the actual microcontroller to be evaluated with the CPU pseudo instruction in the source file. The port options must be specified in the source file. The cross assembler will create an option code list in the option specification area (locations 3FF0H to 3FFFH). It is also possible to directly set up data in the option specification area. If this is done, the options must be specified according to the option code creation table shown on the following page.

2. Writing the EPROM

Use a special-purpose writing conversion board (the W66EP5316D for the DIP package, and the W66EP2316Q for the QFP package) to allow the EPROM programmers listed below to be used when writing the data created by the cross assembler to the LC66E2316.

| Manufacturer       | Models that can be used                      |
|--------------------|--|
| Advantest          | R4945, R4944A, R4943, or equivalent products |
| Ando               | AF9704                                       |
| AVAL               | -  |
| Minato Electronics | MODEL1890A                                   |

• The EPROM programmers listed below can be used.

- The "27512 ( $V_{PP}$  12.5 V) Intel high-speed write" technique must be used to write the EPROM. Set the address range to location 0 to 3FFFH. The DASEC jumper must be off.
- 3. Using the data security function

The data security function sets up the microcontroller in advance so that data that was written to the microcontroller EPROM cannot be read out.

Use the following procedure to enable the LC66E2316 data security function.

- Set the write conversion board DASEC jumper to the on position.
- Write the data to the EPROM once again.


At this time, since this function will operate, the EPROM programmer will issue an error. However, this error does not indicate that there was a problem in either the programmer or the LSI.

Notes: 1. If the data at all addresses was "FF" at step 2, the data security function will not be activated.


- 2. The data security function will not be activated at step 2 if the "blank  $\rightarrow$  program  $\rightarrow$  verify" operation sequence is used.
- 3. Always return the jumper to the off position after the data security function has been activated.

#### 4. Erase procedure

Use a general-purpose EPROM eraser to erase data written to the EPROM.



Write board (W66EP5316D)



Write board (W66EP2316Q)

# **Specifications**

## Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0 V$

| Parameter  | Symbol              | Conditions  | Ratings                       | Unit | Note |
|--|---------------------|---|-------------------------------|------|------|
| Maximum supply voltage   | V <sub>DD</sub> max | V <sub>DD</sub>   | -0.3 to +7.0                  | V    |      |
| Input voltage  | V <sub>IN</sub> 1   | P2, P3 (except for the P33/HOLD pin),<br>P61, and P63           | -0.3 to +12.0                 | V    | 1    |
|  | V <sub>IN</sub> 2   | All other inputs  | –0.3 to V <sub>DD</sub> + 0.3 | V    | 2    |
| Output voltage   | V <sub>OUT</sub> 1  | P2, P3 (except for the P33/HOLD pin),<br>P61, and P63           | -0.3 to +12.0                 | V    | 1    |
|  | V <sub>OUT</sub> 2  | All other inputs  | –0.3 to V <sub>DD</sub> + 0.3 | V    | 2    |
|  | I <sub>ON</sub> 1   | P0, P1, P2, P3 (except for the P33/HOLD pin),<br>P4, P5, P6, PC | 20                            | mA   | 3    |
| Output current per pin   | I <sub>ON</sub> 2   | P41, P43, PC3, PD1, PD3   | 20                            | mA   | 3    |
| but voltage<br>utput voltage<br>utput current per pin<br>btal pin current<br>lowable power dissipation<br>perating temperature | -I <sub>OP</sub> 1  | P0, P1, P4, P5  | 2                             | mA   | 4    |
|  | -I <sub>OP</sub> 2  | P2, P3 (except for the P33/HOLD pin), P6,and PC                 | 4                             | mA   | 4    |
|  | Σ I <sub>ON</sub> 1 | P0, P1, P2, P3 (except for the P33/HOLD pin), PD                | 75                            | mA   | 3    |
| Total nin aurrant  | ΣI <sub>ON</sub> 2  | P4, P5, P6, PC  | 75                            | mA   | 3    |
| rotar pin current  | Σ I <sub>OP</sub> 1 | P0, P1, P2, P3 (except for the P33/HOLD pin), PD                | 25                            | mA   | 4    |
|  | Σl <sub>OP</sub> 2  | P4, P5, P6, PC  | 25                            | mA   | 4    |
| Allowable power dissipation  | Pd max              | Ta = +10 to +40°C: DIC42S (QFC48)                               | 600 (430)                     | mW   | 5    |
| Operating temperature  | Topr                |   | -30 to +70                    | °C   |      |
| Storage temperature  | Tstg                |   | -55 to +125                   | °C   | 1    |

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.

2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.

3. Sink current (Applies to PD when the inverter array specifications have been selected.)

4. Source current (Applies to all pins except PD for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to P8 pins for which the inverter array specifications have been selected.) Contact your Sanyo representative for the electrical characteristics when the inverter array or buffer array options are specified.

# Allowable Operating Ranges at Ta = +10 to +40°C, $V_{SS}$ = 0 V, $V_{DD}$ = 4.5 to 5.5 V, unless otherwise specified.

| Parameter                         | Symbol                                | Conditions  | min                 | typ | max                 | Unit | Note |
|-----------------------------------|---------------------------------------|---|---------------------|-----|---------------------|------|------|
| Operating supply voltage          | V <sub>DD</sub>                       | V <sub>DD</sub>   | 4.5                 |     | 5.5                 | V    |      |
| Memory retention supply voltage   | V <sub>DD</sub> H                     | V <sub>DD</sub> : During hold mode  | 1.8                 |     | 5.5                 | V    |      |
|                                   | V <sub>IH</sub> 1                     | P2, P3 (except for the P33/HOLD pin),<br>P61, and P63: N-channel output transistor off  | 0.8 V <sub>DD</sub> |     | 10.0                | V    | 1    |
| Input high-level voltage          | V <sub>IH</sub> 2                     | P33/HOLD, RES, OSC1:<br>N-channel output transistor off   | 0.8 V <sub>DD</sub> |     | V <sub>DD</sub>     | V    |      |
|                                   | V <sub>IH</sub> 3                     | P0, P1, P4, P5, PC, PD, PE:<br>N-channel output transistor off  | 0.8 V <sub>DD</sub> |     | V <sub>DD</sub>     | V    | 2    |
|                                   | V <sub>IL</sub> 1                     | P2, P3 (except for the P33/HOLD pin), P6,<br>RES, and OSC1: N-channel output transistor off   | V <sub>SS</sub>     |     | 0.2 V <sub>DD</sub> | V    | 1    |
| Input low-level voltage           | V <sub>IL</sub> 2                     | P33/ <del>HOLD</del> : V <sub>DD</sub> = 1.8 to 5.5 V   | V <sub>SS</sub>     |     | 0.2 V <sub>DD</sub> | V    |      |
|                                   | V <sub>IL</sub> 3                     | P0, P1, P4, P5, PC, PD, PE, TEST:<br>N-channel output transistor off  | V <sub>SS</sub>     |     | 0.2 V <sub>DD</sub> | V    | 2    |
| Operating frequency               | fop                                   |   | 0.4                 |     | 4.20                | MHz  |      |
| (instruction cycle time)          | (Tcyc)                                |   | (10)                |     | (0.95)              | (µs) |      |
| [External clock input conditions] |                                       |   |                     |     |                     |      |      |
| Frequency                         | f <sub>ext</sub>                      | OSC1: Defined by Figure 1. Input the clock<br>signal to OSC1 and leave OSC2 open.<br>(External clock input must be selected as the<br>oscillator circuit option.) | 0.4                 |     | 4.20                | MHz  |      |
| Pulse width                       | t <sub>extH</sub> , t <sub>extL</sub> | OSC1: Defined by Figure 1. Input the clock<br>signal to OSC1 and leave OSC2 open.<br>(External clock input must be selected as the<br>oscillator circuit option.) | 100                 |     |                     | ns   |      |
| Rise and fall times               | t <sub>extR</sub> , t <sub>extF</sub> | OSC1: Defined by Figure 1. Input the clock<br>signal to OSC1 and leave OSC2 open.<br>(External clock input must be selected as the<br>oscillator circuit option.) |                     |     | 30                  | ns   |      |

Note: 1. Applies to pins with open-drain specifications. However, V<sub>IH</sub>2 applies to the P33/<del>HOLD</del> pin. When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

2. PC port pins with CMOS output specifications cannot be used as input pins.

Contact your Sanyo representative for the allowable operating ranges for P4 and PD when the inverter array is used.

# Electrical Characteristics at Ta = +10 to +40 $^{\circ}C,$ V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V unless otherwise specified.

| Parameter                            |          | Symbol                              | Conditions  | min                   | typ                 | max                 | Unit | Note |
|--------------------------------------|----------|-------------------------------------|---|-----------------------|---------------------|---------------------|------|------|
|                                      |          | I <sub>IH</sub> 1                   | P2, P3 (except for the P33/HOLD pin), P61, and P63: $V_{IN}$ = 10.0 V, with the output Nch transistor off                                     |                       |                     | 5.0                 | μA   | 1    |
| Input high-level current             |          | I <sub>IH</sub> 2                   | P0, P1, P4, P5, PC, OSC1, and P33/HOLD<br>(Does not apply to PD, PE, PC2, and PC3):<br>$V_{IN} = V_{DD}$ , with the output Nch transistor off |                       |                     | 1.0                 | μΑ   | 1    |
|                                      |          | I <sub>IH</sub> 3                   | PD, PE, PC2, PC3: $V_{IN} = V_{DD}$ ,<br>with the output Nch transistor off   |                       |                     | 1.0                 | μA   | 1    |
|                                      |          | I <sub>IH</sub> 4                   | $\overline{\text{RES}}$ : V <sub>IN</sub> = V <sub>DD</sub> , operating, halt mode  |                       | 10                  |                     | μΑ   | 1    |
|                                      |          | I <sub>IH</sub> 5                   | $\overline{\text{RES}}$ : V <sub>IN</sub> = V <sub>DD</sub> , hold mode   |                       |                     | 1.0                 | μA   | 1    |
|                                      |          | I <sub>IL</sub> 1                   | Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$ , with the output Nch transistor off   | -1.0                  |                     |                     | μA   | 2    |
| Input low-level current              |          | I <sub>IL</sub> 2                   | PC2, PC3, PD, PE: $V_{IN} = V_{SS}$ ,<br>with the output Nch transistor off   | -1.0                  |                     |                     | μA   | 2    |
|                                      |          | I <sub>IL</sub> 3                   | RES: V <sub>IN</sub> = V <sub>SS</sub>  |                       | 100                 |                     | μA   | 1    |
|                                      |          |                                     | P2, P3 (except for the P33/ $\overline{\text{HOLD}}$ pin),<br>P6, and PC: I <sub>OH</sub> = -1 mA   | V <sub>DD</sub> – 1.0 |                     |                     | .,   |      |
| Output high-level voltage            |          | V <sub>OH</sub> 1                   | P2, P3 (except for the P33/ $\overline{\text{HOLD}}$ pin),<br>P6, and PC: I <sub>OH</sub> = -0.1 mA   | V <sub>DD</sub> – 0.5 |                     |                     | V    | 3    |
| Value of the output pull-up          | resistor | R <sub>PO</sub>                     | P0, P1, P4, P5  | 30                    | 100                 | 150                 | k    | 4    |
|                                      |          | V <sub>OL</sub> 1                   | P0, P1, P2, P3, P4, P5, P6, and PC<br>(except for the P33/HOLD pin): I <sub>OL</sub> = 1.6 mA   |                       |                     | 0.4                 | V    |      |
| Output low-level voltage             |          | V <sub>OL</sub> 2                   | P0, P1, P2, P3, P4, P5, P6, and PC<br>(except for the P33/HOLD pin): I <sub>OL</sub> = 10 mA  |                       |                     | 1.5                 | V    |      |
| I <sub>OFF</sub> 1                   |          | I <sub>OFF</sub> 1                  | P2, P3, P61, P63: V <sub>IN</sub> = V <sub>DD</sub>   |                       |                     | 5.0                 | μA   | 5    |
| Output off leakage curren            | t        | I <sub>OFF</sub> 2                  | Does not apply to P2, P3, P61, and P63: $V_{IN} = V_{DD}$   |                       |                     | 1.0                 | μA   | 5    |
| [Schmitt characteristics]            |          |                                     |   |                       |                     |                     |      |      |
| Hysteresis voltage                   |          | V <sub>HYS</sub>                    |   |                       | 0.1 V <sub>DD</sub> |                     | V    |      |
| High-level threshold volta           | ge       | Vt <sub>H</sub>                     | P2, P3, P5, P6, OSC1 (EXT), RES   | 0.5 V <sub>DD</sub>   |                     | 0.8 V <sub>DD</sub> | V    |      |
| Low-level threshold voltage          | ge       | VtL                                 |   | 0.2 V <sub>DD</sub>   |                     | 0.5 V <sub>DD</sub> | V    |      |
| [Ceramic oscillator]                 |          |                                     | 1   |                       |                     |                     |      |      |
| Oscillator frequency                 |          | fCF                                 | OSC1, OSC2: Figure 2, 4 MHz   |                       | 4.0                 |                     | MHz  |      |
| Oscillator stabilization tim         | е        | fCFS                                | Figure 3, 4 MHz   |                       |                     | 10.0                | ms   |      |
| [Serial clock]                       |          |                                     |   |                       |                     |                     |      |      |
| Cycle time                           | Input    | t <sub>CKCY</sub>                   |   | 0.9                   |                     |                     | μs   | _    |
| -                                    | Output   |                                     | SCK0: With the timing of Figure 4 and the test  | 2.0                   |                     |                     | Тсус | _    |
| Low-level and high-level             | Input    | <sup>t</sup> CKL                    | load of Figure 5.   | 0.4                   |                     |                     | μs   | _    |
| pulse widths                         | Output   | tскн                                |   | 1.0                   |                     |                     | Тсус | _    |
| Rise an fall times<br>[Serial input] | Output   | <sup>t</sup> CKR <sup>, t</sup> CKF |   |                       |                     | 0.1                 | μs   |      |
| Data setup time t <sub>ICK</sub>     |          | t <sub>ICK</sub>                    | SI0: With the timing of Figure 4.   | 0.3                   |                     |                     | μs   |      |
| Data hold time t <sub>CKI</sub>      |          | <sup>t</sup> скı                    | Stipulated with respect to the rising edge $(\uparrow)$ of SCK0.  | 0.3                   |                     |                     | μs   |      |
| [Serial output]                      |          |                                     | 1   |                       |                     |                     |      | 1    |
| Output delay time                    |          | <sup>t</sup> ско                    | SO0: With the timing of Figure 4 and the test load of Figure 5. Stipulated with respect to the falling edge ( $\downarrow$ ) of SCK0.         |                       |                     | 0.3                 | μs   |      |

| Parameter  | Symbol  | Conditions   | min | typ  | max  | Unit | Note |
|--|---|--|-----|------|------|------|------|
| [Pulse conditions]   |   | · · · · ·  |     |      |      |      | •    |
| INT0 high and low-level  | t <sub>IOH</sub> , t <sub>IOL</sub> INT0: Figure 6, conditions under which the INT0<br>interrupt can be accepted, conditions under<br>which the timer 0 event counter or pulse width<br>measurement input can be accepted |  |     |      | Тсус |      |      |
| High and low-level pulse widths for interrupt inputs other than INT0 | t <sub>IIH</sub> , t <sub>IIL</sub>   | INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted | 2   |      |      | Тсус |      |
| PIN1 high and low-level<br>pulse widths                              | t <sub>PINH</sub> , t <sub>PINL</sub>   | PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted   | 2   |      |      | Тсус |      |
| RES high and low-level pulse widths                                  | t <sub>RSH</sub> , t <sub>RSL</sub>   | RES: Figure 6, conditions under which reset can be applied.                              | 3   |      |      | Тсус |      |
|  |   |  |     |      |      | •    |      |
| Operating ourrest drain  |   | V <sub>DD</sub> : 4-MHz ceramic oscillator   |     | 6.0  | 12   | mA   | 6    |
| Operating current drain I <sub>DD</sub>                              |   | V <sub>DD</sub> : 4-MHz external clock   |     | 6.0  | 12   | mA   | ] °  |
| Halt mode current drain  |   | V <sub>DD</sub> : 4-MHz ceramic oscillator   |     | 4.0  | 8.0  | mA   |      |
| nait mode current utalli   | IDDHALT   | V <sub>DD</sub> : 4-MHz external clock   |     | 4.0  | 8.0  | mA   | 1    |
| Hold mode current drain  | IDDHOLD   | V <sub>DD</sub> : V <sub>DD</sub> = 1.8 to 5.5 V   |     | 0.01 | 10   | μA   |      |

Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected. When the port option is selected for PE.

With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.

3. With the output Nch transistor off for CMOS output specification pins.

4. With the output Nch transistor off for pull-up output specification pins.


5. With the output Nch transistor off for open-drain output specification pins.

6. Reset state


#### **Tone (DTMF) Output Characteristics**

## DC Characteristics at Ta = +10 to +40°C, $V_{SS} = 0 V$

| Parameter                            | Symbol            | Conditions                                     | min | typ | max | Unit |
|--------------------------------------|-------------------|--|-----|-----|-----|------|
| Tone output voltage (p-p)            | V <sub>T1</sub>   | DT: Dual tones, $V_{DD}$ = 4.5 to 5.5 V        | 0.9 | 1.3 | 2.0 | V    |
| Row/column tone output voltage ratio | D <sub>BCR1</sub> | DT: Dual tones, V <sub>DD</sub> = 4.5 to 5.5 V | 1.0 | 2.0 | 3.0 | dB   |
| Tone distortion                      | THD1              | DT: Single tone, $V_{DD}$ = 4.5 to 5.5 V       |     | 2   | 7   | %    |



## Figure 1 External Clock Input Waveform





| Extern                           | al capacitor type                                   | Built-in capacitor type            |  |  |  |
|----------------------------------|---|------------------------------------|--|--|--|
| 4 MHz<br>(Murata Mfg, Co., Ltd.) | C1 = 33 pF ± 10%                                    | 4 MHz<br>(Murata Mfg. Co., Ltd.)   |  |  |  |
| CSA4.00MG                        | lurata Mfg. Co., Ltd.)<br>SA4.00MG C2 = 33 pF ± 10% | CST4.00MG                          |  |  |  |
| 4 MHz<br>(Kyocera Corporation)   | C1 = 33 pF ± 10%                                    | 4 MHz<br>(Kyocera Corporation)     |  |  |  |
| KBR4.0MS                         | C2 = 33 pF ± 10%                                    | (Kyotela Colporation)<br>KBR4.0MES |  |  |  |





Figure 4 Serial I/O Timing










Figure 7 Tone Output Pin Load

#### LC66XXXX Series Instruction Table (by function)

Abbreviations:

- AC: Accumulator
- E: E register
- CF: Carry flag
- ZF: Zero flag
- HL: Data pointer DPH, DPL
- XY: Data pointer DPX, DPY
- M: Data memory
- M (HL): Data memory pointed to by the DPH, DPL data pointer
- M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer
- M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer
- SP: Stack pointer
- M2 (SP): Two words of data memory pointed to by the stack pointer
- M4 (SP): Four words of data memory pointed to by the stack pointer
- in: n bits of immediate data
- t2: Bit specification

| t2  | 11             | 10             | 01             | 00             |
|-----|----------------|----------------|----------------|----------------|
| Bit | 2 <sup>3</sup> | 2 <sup>2</sup> | 2 <sup>1</sup> | 2 <sup>0</sup> |

- PCh: Bits 8 to 11 in the PC
- PCm: Bits 4 to 7 in the PC
- PCI: Bits 0 to 3 in the PC
- Fn: User flag, n = 0 to 15
- TIMER0: Timer 0
- TIMER1: Timer 1
- SIO: Serial register
- P: Port
- P (i4): Port indicated by 4 bits of immediate data
- INT: Interrupt enable flag
- ( ), [ ]: Indicates the contents of a location
- $\leftarrow: \qquad \text{Transfer direction, result}$
- $\forall$ : Exclusive or
- A: Logical and
- v: Logical or
- +: Addition
- -: Subtraction
- —: Taking the one's complement

# LC66E2316

|            | Mnemonic                         | Instructi  | on code  | ber of       | ber of<br>s      | Operation   | Description  | Affected status | Note  |
|------------|----------------------------------|--|--|--------------|------------------|---|--|-----------------|---|
|            |                                  | Instructi<br>D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> | $D_3 D_2 D_1 D_0$                                    | Num<br>bytes | Number of cycles |   | 2000101011   | bits            |   |
| [Accumula  | ator manipulation instru         |  |  |              | ·                |   |  |                 |   |
| CLA        | Clear AC                         | 1 0 0 0  | 0 0 0 0  | 1            | 1                | $AC \leftarrow 0$<br>(Equivalent to LAI 0.)   | Clear AC to 0.   | ZF              | Has a vertical skip function.                                 |
| DAA        | Decimal adjust AC<br>in addition | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                     | 1 1 1 1<br>0 1 1 0                                   | 2            | 2                | $\begin{array}{l} AC \leftarrow (AC) + 6 \\ (Equivalent \text{ to ADI 6.}) \end{array}$                 | Add six to AC.   | ZF              |   |
| DAS        | Decimal adjust AC in subtraction | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                     | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 2            | 2                | $AC \leftarrow (AC) + 10$<br>(Equivalent to<br>ADI 0AH.)  | Add 10 to AC.  | ZF              |   |
| CLC        | Clear CF                         | 0 0 0 1  | 1 1 1 0  | 1            | 1                | CF ← 0  | Clear CF to 0.   | CF              |   |
| STC        | Set CF                           | 0 0 0 1  | 1 1 1 1  | 1            | 1                | CF ← 1  | Set CF to 1.   | CF              |   |
| CMA        | Complement AC                    | 0001   | 1000   | 1            | 1                | $AC \leftarrow \overline{(AC)}$   | Take the one's complement of AC.   | ZF              |   |
| IA         | Increment AC                     | 0 0 0 1  | 0 1 0 0  | 1            | 1                | $AC \leftarrow (AC) + 1$  | Increment AC.  | ZF, CF          |   |
| DA         | Decrement AC                     | 0 0 1 0  | 0 1 0 0  | 1            | 1                | $AC \leftarrow (AC) - 1$  | Decrement AC.  | ZF, CF          |   |
| RAR        | Rotate AC right through CF       | 0001   | 0000   | 1            | 1                | $\begin{array}{l} AC_3 \leftarrow (CF),\\ ACn \leftarrow (ACn+1),\\ CF \leftarrow (AC_0) \end{array}$   | Shift AC (including CF) right.   | CF              |   |
| RAL        | Rotate AC left<br>through CF     | 0 0 0 0  | 0 0 0 1  | 1            | 1                | $\begin{array}{l} AC_0 \leftarrow (CF),\\ ACn + 1 \leftarrow (ACn),\\ CF \leftarrow (AC_3) \end{array}$ | Shift AC (including CF) left.  | CF, ZF          |   |
| TAE        | Transfer AC to E                 | 0 1 0 0  | 0 1 0 1  | 1            | 1                | $E \leftarrow (AC)$   | Transfer the contents of AC to E.  |                 |   |
| TEA        | Transfer E to AC                 | 0 1 0 0  | 0 1 1 0  | 1            | 1                | $AC \leftarrow (E)$   | Transfer the contents of E to AC.  | ZF              |   |
| XAE        | Exchange AC with E               | 0 1 0 0  | 0 1 0 0  | 1            | 1                | (AC) ↔ (E)  | Exchange the contents of AC and E.   |                 |   |
| [Memory I  | manipulation instructior         | ns]  | I  | 1            |                  | 1   | 1  | 1               | I   |
| IM         | Increment M                      | 0 0 0 1  | 0 0 1 0  | 1            | 1                | M (HL) ←<br>[M (HL)] + 1  | Increment M (HL).  | ZF, CF          |   |
| DM         | Decrement M                      | 0010   | 0010   | 1            | 1                | M (HL) ←<br>[M (HL)] – 1  | Decrement M (HL).  | ZF, CF          |   |
| IMDR i8    | Increment M direct               | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 2            | 2                | M (i8) ← [M (i8)] + 1   | Increment M (i8).  | ZF, CF          |   |
| DMDR i8    | Decrement M direct               | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 2            | 2                | M (i8) ← [M (i8)] − 1   | Decrement M (i8).  | ZF, CF          |   |
| SMB t2     | Set M data bit                   | 0000   | 1 1 t <sub>1</sub> t <sub>0</sub>                    | 1            | 1                | [M (HL), t2] ← 1  | Set the bit in M (HL) specified by t0 and t1 to 1.   |                 |   |
| RMB t2     | Reset M data bit                 | 0 0 1 0  | 1 1 t <sub>1</sub> t <sub>0</sub>                    | 1            | 1                | [M (HL), t2] ← 0  | Clear the bit in M (HL) specified by t0 and t1 to 0.   | ZF              |   |
| [Arithmeti | c, logic and comparisor          | n instructions]  | •  |              |                  |   |  |                 |   |
| AD         | Add M to AC                      | 0000   | 0 1 1 0  | 1            | 1                | AC ← (AC) +<br>[M (HL)]   | Add the contents of AC and M (HL) as two's complement values and store the result in AC.                       | ZF, CF          |   |
| ADDR i8    | Add M direct to AC               | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 2            | 2                | AC ← (AC) + [M (i8)]  | Add the contents of AC and M (i8) as two's complement values and store the result in AC.                       | ZF, CF          |   |
| ADC        | Add M to AC with CF              | 0000   | 0 0 1 0  | 1            | 1                | AC ← (AC) +<br>[M (HL)] + (CF)  | Add the contents of AC,<br>M (HL) and C as two's<br>complement values and<br>store the result in AC.           | ZF, CF          |   |
| ADI i4     | Add immediate data to AC         | 1 1 0 0<br>0 0 1 0   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 2            | 2                | $\begin{array}{l} AC \leftarrow (AC) + \\ I_3,  I_2,  I_1,  I_0 \end{array}$                            | Add the contents of AC and<br>the immediate data as two's<br>complement values and store<br>the result in AC.  | ZF              |   |
| SUBC       | Subtract AC from M with CF       | 0 0 0 1  | 0 1 1 1  | 1            | 1                | $\begin{array}{l} AC \leftarrow [M \; (HL)] - \\ (AC) - (CF) \end{array}$                               | Subtract the contents of AC<br>and CF from M (HL) as two's<br>complement values and store<br>the result in AC. | ZF, CF          | CF will be zero<br>there was a<br>borrow and on<br>otherwise. |
| ANDA       | And M with AC then store AC      | 0000   | 0 1 1 1  | 1            | 1                | AC ← (AC) ∧<br>[M (HL)]   | Take the logical and of AC<br>and M (HL) and store the<br>result in AC.  | ZF              |   |
| ORA        | Or M with AC then store AC       | 0 0 0 0  | 0 1 0 1  | 1            | 1                | $\begin{array}{l} AC \leftarrow (AC) \lor \\ [M \ (HL)] \end{array}$                                    | Take the logical or of AC and M (HL) and store the result in AC.   | ZF              |   |

|            | Mnemonic                                    | Instructi  | on code<br>$D_3 D_2 D_1 D_0$   | ber of       | ber of<br>s  | Operation  | Description   | Affected status | Note                         |
|------------|---|--|--|--------------|--------------|--|---|-----------------|------------------------------|
|            |   | $D_7 D_6 D_5 D_4$  | $D_3 D_2 D_1 D_0$  | Num<br>bytes | Num<br>cycle | Cpolaton   | Decomption  | bits            |                              |
| [Arithmeti | c, logic and comparisor                     |  |  |              |              |  |   |                 |                              |
| EXL        | Exclusive or M with AC then store AC        | 0001   | 0 1 0 1  | 1            | 1            | AC ← (AC) +<br>[M (HL)]  | Take the logical exclusive or<br>of AC and M (HL) and store<br>the result in AC.  | ZF              |                              |
| ANDM       | And M with AC then store M                  | 0000   | 0 0 1 1  | 1            | 1            | M (HL) ← (AC) ∧<br>[M (HL)]  | Take the logical and of AC<br>and M (HL) and store the<br>result in M (HL).   | ZF              |                              |
| ORM        | Or M with AC then store M                   | 0000   | 0 1 0 0  | 1            | 1            | M (HL) ← (AC) ∨<br>[M (HL)]  | Take the logical or of AC and M (HL) and store the result in M (HL).  | ZF              |                              |
| СМ         | Compare AC with M                           | 0 0 0 1  | 0 1 1 0  | 1            | 1            | [M (HL)] + (AC) + 1  | $\begin{tabular}{ c c c c } \hline Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result. \end{tabular} \end{tabular} \end{tabular} \begin{tabular}{ c c c c c c } \hline Magnitude & CF & ZF \\ \hline (M (HL)] > (AC) & 0 & 0 \\ \hline (M (HL)] = (AC) & 1 & 1 \\ \hline (M (HL)] < (AC) & 1 & 0 \\ \hline \end{tabular}$   | ZF, CF          |                              |
| CI i4      | Compare AC with<br>immediate data           | 1 1 0 0<br>1 0 1 0   | 1 1 1 1<br>I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> | 2            | 2            | 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> + (AC) + 1   | $\label{eq:compare the contents of AC} \begin{array}{c} \text{Compare the contents of AC} \\ \text{and the immediate data} \\ \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 \ \text{and set or clear CF} \\ \text{and ZF} \ \text{according to the result.} \\ \hline \hline \begin{array}{c} \text{Magnitude} \\ \text{comparison} \end{array} & \text{CF} \ \ \text{ZF} \\ \hline \begin{array}{c} \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 \ \text{AC} \end{array} & \begin{array}{c} 0 \ 0 \\ \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 \ \text{AC} \end{array} & \begin{array}{c} 1 \ 0 \\ 1 \ \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 \ \text{AC} \end{array} & \begin{array}{c} 1 \ 0 \\ \end{array} \end{array} \end{array}$ | ZF, CF          |                              |
| CLI i4     | Compare DP <sub>L</sub> with immediate data | 1 1 0 0<br>1 0 1 1   | 1 1 1 1<br>I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> | 2            | 2            | $\begin{array}{l} ZF \leftarrow 1 \\ \text{if } (DP_L) = I_3 \ I_2 \ I_1 \ I_0 \\ ZF \leftarrow 0 \\ \text{if } (DP_L) \ I_3 \ I_2 \ I_1 \ I_0 \end{array}$  | Compare the contents of $DP_L$ with the immediate data.<br>Set ZF if identical and clear ZF if not.   | ZF              |                              |
| CMB t2     | Compare AC bit with<br>M data bit           | 1 1 0 0<br>1 1 0 1   | 1 1 1 1<br>0 0 t <sub>1</sub> t <sub>0</sub>                           | 2            | 2            | $\begin{array}{l} ZF \leftarrow 1 \\ \mathrm{if} \ (AC, t2) = [M \ (HL), \\ t2] \\ ZF \leftarrow 0 \\ \mathrm{if} \ (AC, t2)  [M \ (HL), \\ t2] \end{array}$ | Compare the corresponding<br>bits specified by t0 and t1 in<br>AC and M (HL). Set ZF if<br>identical and clear ZF if not.   | ZF              |                              |
| [Load and  | store instructions]                         |  |  |              |              | 1  | 1   |                 | 1                            |
| LAE        | Load AC and E from<br>M2 (HL)               | 0 1 0 1  | 1 1 0 0  | 1            | 1            | $\begin{array}{l} AC \gets M \ (HL), \\ E \gets M \ (HL + 1) \end{array}$  | Load the contents of M2 (HL) into AC, E.  |                 |                              |
| LAI i4     | Load AC with<br>immediate data              | 1 0 0 0  | l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>            | 1            | 1            | $AC \gets I_3 \: I_2 \: I_1 \: I_0$  | Load the immediate data into AC.  | ZF              | Has a vertical skip function |
| LADR i8    | Load AC from M direct                       | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                   | 2            | 2            | AC ← [M (i8)]  | Load the contents of M (i8) into AC.  | ZF              |                              |
| S          | Store AC to M                               | 0 1 0 0  | 0 1 1 1  | 1            | 1            | $M\left(HL\right) \leftarrow (AC)$   | Store the contents of AC into M (HL).   |                 |                              |
| SAE        | Store AC and E to<br>M2 (HL)                | 0 1 0 1  | 1 1 1 0  | 1            | 1            | M (HL) ← (AC)<br>M (HL + 1) ← (E)  | Store the contents of AC, E into M2 (HL).   |                 |                              |
| LA reg     | Load AC from<br>M (reg)                     | 0100   | 1 0 t <sub>0</sub> 0   | 1            | 1            | AC ← [M (reg)]   | Load the contents of M (reg)<br>into AC.<br>The reg is either HL or XY<br>depending on $t_0$ .<br>$\begin{tabular}{c} \hline reg & T_0 \\ \hline HL & 0 \\ XY & 1 \\ \hline \end{tabular}$  | ZF              |                              |

|            | Mnemonic   | Instructi  | on code<br>$D_3 D_2 D_1 D_0$  | ber of       | Number of<br>cycles | Operation   | Description  | Affected status | Note   |
|------------|--|--|---|--------------|---------------------|---|--|-----------------|--|
|            | Winemonie  | $D_7 D_6 D_5 D_4$  | $D_3 D_2 D_1 D_0$   | Num<br>bytes | Numl<br>cycle       | operation   | Description  | bits            | Hole   |
| [Load and  | store instructions]  |  |   |              |                     |   |  |                 |  |
| LA reg, I  | Load AC from M (reg) then increment reg  | 0 1 0 0  | 1 0 t <sub>0</sub> 1  | 1            | 2                   | $\begin{array}{l} \text{AC} \leftarrow [\text{M (reg)}] \\ \text{DP}_L \leftarrow (\text{DP}_L) + 1 \\ \text{or } \text{DP}_Y \leftarrow (\text{DP}_Y) + 1 \end{array}$ | Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either $DP_L$ or $DP_Y$ . The relationship between $t_0$ and reg is the same as that for the LA reg instruction.                      | ZF              | ZF is set<br>according to the<br>result of<br>incrementing<br>DP <sub>L</sub> or DP <sub>Y</sub> . |
| LA reg, D  | Load AC from M (reg) then decrement reg  | 0101   | 1 0 t <sub>0</sub> 1  | 1            | 2                   | $\begin{array}{l} \text{AC} \leftarrow [\text{M (reg)}] \\ \text{DP}_L \leftarrow (\text{DP}_L) - 1 \\ \text{or } \text{DP}_Y \leftarrow (\text{DP}_Y) - 1 \end{array}$ | Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either $DP_L$ or $DP_Y$ . The relationship between $t_0$ and reg is the same as that for the LA reg instruction.                      | ZF              | ZF is set<br>according to the<br>result of<br>decrementing<br>DP <sub>L</sub> or DP <sub>Y</sub> . |
| XA reg     | Exchange AC with<br>M (reg)  | 0 1 0 0  | 1 1 t <sub>0</sub> 0  | 1            | 1                   | $(AC) \leftrightarrow [M \ (reg)]$  | Exchange the contents of M (reg) and AC.<br>The reg is either HL or XY depending on $t_0$ .<br>$\begin{tabular}{c} reg & T_0 \\ HL & 0 \\ XY & 1 \end{tabular}$  |                 |  |
| XA reg, I  | Exchange AC with<br>M (reg) then<br>increment reg  | 0 1 0 0  | 1 1 t <sub>0</sub> 1  | 1            | 2                   | $\begin{array}{l} (AC) \leftrightarrow [M \ (reg)] \\ DP_L \leftarrow (DP_L) + 1 \\ or \ DP_Y \leftarrow (DP_Y) + 1 \end{array}$  | Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between $t_0$ and reg is the same as that for the XA reg instruction. | ZF              | ZF is set<br>according to the<br>result of<br>incrementing<br>DP <sub>L</sub> or DP <sub>Y</sub> . |
| XA reg, D  | Exchange AC with<br>M (reg) then<br>decrement reg  | 0 1 0 1  | 1 1 t <sub>0</sub> 1  | 1            | 2                   | $\begin{array}{l} (AC) \leftrightarrow [M \ (reg)] \\ DP_L \leftarrow (DP_L) - 1 \\ or \ DP_Y \leftarrow (DP_Y) - 1 \end{array}$  | Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between $t_0$ and reg is the same as that for the XA reg instruction. | ZF              | ZF is set<br>according to the<br>result of<br>decrementing<br>DP <sub>L</sub> or DP <sub>Y</sub> . |
| XADR i8    | Exchange AC with<br>M direct   | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                        | 2            | 2                   | $(AC) \leftrightarrow [M \ (i8)]$   | Exchange the contents of AC and M (i8).  |                 |  |
| LEAI i8    | Load E & AC with<br>immediate data   | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> | 0 1 1 0<br>I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>      | 2            | 2                   | $\begin{array}{l} E \leftarrow I_7 \: I_6 \: I_5 \: I_4 \\ AC \leftarrow I_3 \: I_2 \: I_1 \: I_0 \end{array}$  | Load the immediate data i8 into E, AC.   |                 |  |
| RTBL       | Read table data from<br>program ROM  | 0101   | 1 0 1 0   | 1            | 2                   | E, AC ←<br>[ROM (PCh, E, AC)]   | Load into E, AC the ROM data<br>at the location determined by<br>replacing the lower 8 bits of<br>the PC with E, AC.   |                 |  |
| RTBLP      | Read table data from<br>program ROM then<br>output to P4, 5                                  | 0 1 0 1  | 1 0 0 0   | 1            | 2                   | Port 4, 5 ←<br>[ROM (PCh, E, AC)]   | Output from ports 4 and 5 the<br>ROM data at the location<br>determined by replacing the<br>lower 8 bits of the PC with<br>E, AC.  |                 |  |
| [Data poin | ter manipulation instru  | ctions]  |   |              |                     |   |  |                 |  |
| LDZ i4     | Load DP <sub>H</sub> with zero<br>and DP <sub>L</sub> with<br>immediate data<br>respectively | 0 1 1 0  | I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>                 | 1            | 1                   | $\begin{array}{l} DP_H \gets 0 \\ DPL \gets I_3 \ I_2 \ I_1 \ I_0 \end{array}$  | Load zero into $DP_{H}$ and the immediate data i4 into $DP_{L}$ .  |                 |  |
| LHI i4     | Load DP <sub>H</sub> with immediate data   | 1 1 0 0<br>0 0 0 0   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                        | 2            | 2                   | $DP_H \gets I_3  I_2  I_1  I_0$   | Load the immediate data i4<br>into DP <sub>H</sub> .   |                 |  |
| LLI i4     | Load DP <sub>L</sub> with immediate data   | 1 1 0 0<br>0 0 0 1   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                        | 2            | 2                   | $DP_L \gets I_3  I_2  I_1  I_0$   | Load the immediate data i4 into DP <sub>L</sub> .  |                 |  |
| LHLI i8    | Load DP <sub>H</sub> , DP <sub>L</sub> with immediate data                                   | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                        | 2            | 2                   | $\begin{array}{l} DP_{H} \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_{L} \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$   | Load the immediate data into $DL_{H}$ , $DP_{L}$ .   |                 |  |
| LXYI i8    | Load $DP_X$ , $DP_Y$ with immediate data   | 1 1 0 0<br>I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> | $\begin{array}{ccccccc} 0 & 0 & 0 & 0 \\ I_3 & I_2 & I_1 & I_0 \end{array}$ | 2            | 2                   | $\begin{array}{l} DP_{X} \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_{Y} \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$   | Load the immediate data into $DL_X$ , $DP_Y$ .   |                 |  |

|             | Mnemonic   | Instructi  | on code<br>$D_3 D_2 D_1 D_0$   | ber of<br>s  | Number of<br>cycles | Operation   | Description  | Affected status | Note   |
|-------------|--|--|--|--------------|---------------------|---|--|-----------------|--|
|             |  | $D_7 D_6 D_5 D_4$  | $D_3 D_2 D_1 D_0$  | Num<br>bytes | Num<br>cycle        |   |  | bits            |  |
| [Data poi   | nter manipulation instru   | ctions]  |  |              | 1                   | I   | 1  | Γ               | 1  |
| IL          | Increment DPL  | 0001   | 0001   | 1            | 1                   | $DP_L \leftarrow (DP_L) + 1$  | Increment the contents<br>of DP <sub>L</sub> .   | ZF              |  |
| DL          | Decrement DPL  | 0010   | 0001   | 1            | 1                   | $DP_L \leftarrow (DP_L) - 1$  | Decrement the contents of DP <sub>L</sub> .  | ZF              |  |
| IY          | Increment DP <sub>Y</sub>  | 0001   | 0011   | 1            | 1                   | $DP_Y \gets (DP_Y) + 1$   | Increment the contents of $DP_{Y}$ .   | ZF              |  |
| DY          | Decrement DP <sub>Y</sub>  | 0 0 1 0  | 0011   | 1            | 1                   | $DP_{Y} \gets (DP_{Y}) - 1$   | Decrement the contents of $DP_{Y}$ .   | ZF              |  |
| TAH         | Transfer AC to DP <sub>H</sub>                                   | 1 1 0 0<br>1 1 1 1   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | 2            | 2                   | DP <sub>H</sub> ← (AC)  | Transfer the contents of AC to DP <sub>H</sub> .   |                 |  |
| THA         | Transfer DP <sub>H</sub> to AC                                   | 1 1 0 0<br>1 1 1 0   | 1 1 1 1<br>0 0 0 0   | 2            | 2                   | $AC \gets (DP_H)$   | Transfer the contents of DP <sub>H</sub> to AC.  | ZF              |  |
| ХАН         | Exchange AC<br>with DP <sub>H</sub>                              | 0 1 0 0  | 0 0 0 0  | 1            | 1                   | $(AC) \leftrightarrow (DP_H)$   | Exchange the contents of AC and $DP_{H}$ .   |                 |  |
| TAL         | Transfer AC to DPL   | 1 1 0 0<br>1 1 1 1   | 1 1 1 1<br>0 0 0 1   | 2            | 2                   | $DP_L \leftarrow (AC)$  | Transfer the contents of AC to $DP_L$ .  |                 |  |
| TLA         | Transfer DP <sub>L</sub> to AC                                   | 1 1 0 0<br>1 1 1 0   | 1 1 1 1<br>0 0 0 1   | 2            | 2                   | $AC \gets (DP_L)$   | Transfer the contents of DP <sub>L</sub> to AC.  | ZF              |  |
| XAL         | Exchange AC with DPL   | 0 1 0 0  | 0001   | 1            | 1                   | $(AC) \leftrightarrow (DP_L)$   | Exchange the contents of AC and $\text{DP}_{L}$ .  |                 |  |
| ТАХ         | Transfer AC to DP <sub>X</sub>                                   | 1 1 0 0<br>1 1 1 1   | 1 1 1 1<br>0 0 1 0   | 2            | 2                   | $DP_X \gets (AC)$   | Transfer the contents of AC to $DP_X$ .  |                 |  |
| ТХА         | Transfer DP <sub>X</sub> to AC                                   | 1 1 0 0<br>1 1 1 0   | 1 1 1 1<br>0 0 1 0   | 2            | 2                   | $AC \gets (DP_X)$   | Transfer the contents of $DP_X$ to AC.   | ZF              |  |
| XAX         | Exchange AC<br>with DP <sub>X</sub>                              | 0 1 0 0  | 0010   | 1            | 1                   | $(AC) \leftrightarrow (DP_X)$   | Exchange the contents of AC and $DP_X$ .   |                 |  |
| TAY         | Transfer AC to DP <sub>Y</sub>                                   | 1 1 0 0<br>1 1 1 1   | 1 1 1 1<br>0 0 1 1   | 2            | 2                   | $DP_Y \gets (AC)$   | Transfer the contents of AC to DP <sub>Y</sub> .   |                 |  |
| TYA         | Transfer DP <sub>Y</sub> to AC                                   | 1 1 0 0<br>1 1 1 0   | 1 1 1 1<br>0 0 1 1   | 2            | 2                   | $AC \gets (DP_Y)$   | Transfer the contents of DP <sub>Y</sub> to AC.  | ZF              |  |
| XAY         | Exchange AC<br>with DP <sub>Y</sub>                              | 0 1 0 0  | 0011   | 1            | 1                   | $(AC) \leftrightarrow (DP_Y)$   | Exchange the contents of AC and $DP_{Y}$ .   |                 |  |
| [Flag mai   | nipulation instructions]   |  |  | 1            | 1                   | 1   | 1 ·  | 1               | I  |
| SFB n4      | Set flag bit   | 0 1 1 1  | n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>  | 1            | 1                   | Fn ← 1  | Set the flag specified by n4 to 1.   |                 |  |
| RFB n4      | Reset flag bit   | 0011   | n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>  | 1            | 1                   | $Fn \leftarrow 0$   | Reset the flag specified by n4 to 0.   | ZF              |  |
| [Jump an    | d subroutine instruction   | s]   |  |              |                     |   | 1  |                 |  |
| JMP<br>addr | Jump in the current<br>bank                                      | 1 1 1 0<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | P <sub>11</sub> P <sub>10</sub> P <sub>9</sub> P <sub>8</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2            | 2                   | PC13, 12 ←<br>PC13, 12<br>PC11 to 0 ←<br>P <sub>11</sub> to P <sub>8</sub>  | Jump to the location in the same bank specified by the immediate data P12.                 |                 | This becomes<br>PC12 + (PC12)<br>immediately<br>following a BANI<br>instruction. |
| JPEA        | Jump to the address<br>stored at E and AC<br>in the current page | 0 0 1 0  | 0 1 1 1  | 1            | 1                   | $\begin{array}{l} \text{PC13 to 8} \leftarrow \\ \text{PC13 to 8}, \\ \text{PC7 to 4} \leftarrow (\text{E}), \\ \text{PC3 to 0} \leftarrow (\text{AC}) \end{array}$                 | Jump to the location<br>determined by replacing the<br>lower 8 bits of the PC<br>by E, AC. |                 |  |
| CAL<br>addr | Call subroutine  | 0 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 0 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>               | 2            | 2                   | $\begin{array}{l} PC13 to 11 \leftarrow 0,\\ PC10 to 0 \leftarrow \\ P_{10} \text{ to P}_0,\\ M4 (SP) \leftarrow \\ (CF, ZF, PC13 to 0),\\ SP \leftarrow (SP)\text{-4} \end{array}$ | Call a subroutine.   |                 |  |
| CZP<br>addr | Call subroutine in the zero page                                 | 1010   | P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>  | 1            | 2                   | $\begin{array}{l} PC13 to 6, \\ PC10 \leftarrow 0, \\ PC5 to 2 \leftarrow P_3 to P_0, \\ M4 (SP) \leftarrow \\ (CF, ZF, PC12 to 0), \\ SP \leftarrow SP-4 \end{array}$              | Call a subroutine on page 0<br>in bank 0.  |                 |  |
| BANK        | Change bank  | 0001   | 1011   | 1            | 1                   |   | Change the memory bank and register bank.  |                 |  |

|                         |                               | Instructi  | er of  | er of         |                |   | Affected  | Nata           |  |
|-------------------------|-------------------------------|--|--|---------------|----------------|---|---|----------------|--|
|                         |                               | $D_7 D_6 D_5 D_4$  | on code<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>                           | Numb<br>bytes | Numb<br>cycles | Operation   | Description   | status<br>bits | Note   |
| [Jump an<br>PUSH<br>reg | Push reg on M2 (SP)           | 1 1 0 0  | 1 1 1 1<br>1 i <sub>1</sub> i <sub>0</sub> 0   | 2             | 2              | $\begin{array}{l} \text{M2 (SP)} \leftarrow (\text{reg}) \\ \text{SP} \leftarrow (\text{SP}) - 2 \end{array}$   | Store the contents of reg in<br>M2 (SP). Subtract 2 from SP<br>after the store.regi1i0HL00XY01AE10Illegal value11   |                |  |
| POP<br>reg              | Pop reg off M2 (SP)           | 1 1 0 0<br>1 1 1 0   | 1 1 1 1<br>1 i <sub>1</sub> i <sub>0</sub> 0   | 2             | 2              | $\begin{array}{l} SP \leftarrow (SP) + 2 \\ reg \leftarrow [M2 \ (SP)] \end{array}$   | Add 2 to SP and then load the contents of M2(SP) into reg.<br>The relation between i1i0 and reg is the same as that for the PUSH reg instruction.           |                |  |
| RT                      | Return from subroutine        | 0001   | 1 1 0 0  | 1             | 2              | $\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \end{array}$  | Return from a subroutine or interrupt handling routine. ZF and CF are not restored.   |                |  |
| RTI                     | Return from interrupt routine | 0001   | 1 1 0 1  | 1             | 2              | $\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \\ CF, ZF \leftarrow [M4 \ (SP)] \end{array}$                                     | Return from a subroutine or interrupt handling routine. ZF and CF are restored.   | ZF, CF         |  |
| [Branch i               | nstructions]                  |  |  |               |                |   |   |                |  |
| BAt2<br>addr            | Branch on AC bit              | 1 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 0 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2             | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if (AC, t2) = 1   | Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in AC specified by the immediate data $t_1$ $t_0$ is one.                    |                |  |
| BNAt2<br>addr           | Branch on no AC bit           | 1 0 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 0 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2             | 2              | $\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (\text{AC}, \ \text{t2}) = 0 \end{array}$ | Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in AC specified by the immediate data $t_1$ $t_0$ is zero.                   |                |  |
| BMt2<br>addr            | Branch on M bit               | 1 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 0 1 t <sub>1</sub> t <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2             | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if [M (HL),t2]<br>= 1   | Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in M (HL) specified by the immediate data $t_1$ $t_0$ is one.                |                |  |
| BNMt2<br>addr           | Branch on no M bit            | 1 0 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 0 1 t <sub>1</sub> t <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2             | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if [M (HL),t2]<br>= 0   | Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in M (HL) specified by the immediate data $t_1 t_0$ is zero.                 |                |  |
| BPt2<br>addr            | Branch on Port bit            | 1 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2             | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if [P (DP <sub>L</sub> ), t2]<br>= 1  | Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in port (DP <sub>L</sub> ) specified by the immediate data $t_1 t_0$ is one. |                | Internal control<br>registers can also<br>be tested by<br>executing this<br>instruction<br>immediately after<br>a BANK<br>instruction.<br>However, this is<br>limited to<br>registers that can<br>be read out. |
| BNPt2<br>addr           | Branch on no Port bit         | 1 0 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2             | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if [P (DP <sub>L</sub> ), t2]<br>= 0  | Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in port (DPL) specified by the immediate data $t_1 t_0$ is zero.             |                | Internal control<br>registers can also<br>be tested by<br>executing this<br>instruction<br>immediately after<br>a BANK<br>instruction.<br>However, this is<br>limited to<br>registers that can<br>be read out. |

|                  | Mnemonic                                       | Instructi<br>D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> | ber of   | oer of<br>s | Operation      | Description   | Affected   | Note           |       |
|------------------|--|--|--|-------------|----------------|---|--|----------------|-------|
|                  |  | $D_7 D_6 D_5 D_4$  | $D_3 D_2 D_1 D_0$  | Num         | Numb<br>cycles | Operation   | Description  | status<br>bits | INULE |
| [Branch ir       | nstructions]                                   | 1  | 1  |             |                | 1   | 1  | ,              |       |
| BC addr          | Branch on CF                                   | 1 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>   | 1 1 0 0<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>   | 2           | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if (CF) = 1   | Branch to the location in the same page specified by $P_7$ to $P_0$ if CF is one.  |                |       |
| BNC<br>addr      | Branch on no CF                                | 1 0 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>   | 1 1 0 0<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>   | 2           | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if (CF) = 0   | Branch to the location in the same page specified by $P_7$ to $P_0$ if CF is zero.   |                |       |
| BZ addr          | Branch on ZF                                   | 1 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>   | 1 1 0 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>   | 2           | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if (ZF) = 1   | Branch to the location in the same page specified by $P_7$ to $P_0$ if ZF is one.  |                |       |
| BNZ<br>addr      | Branch on no ZF                                | 1 0 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>   | 1 1 0 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>   | 2           | 2              | $\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (\text{ZF}) = 0 \end{array}$      | Branch to the location in the same page specified by $P_7$ to $P_0$ if ZF is zero.   |                |       |
| BFn4<br>addr     | Branch on flag bit                             | 1 1 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>   | n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2           | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if (Fn) = 1   | Branch to the location in the same page specified by $P_0$ to $P_7$ if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is one.  |                |       |
| BNFn4<br>addr    | Branch on no flag bit                          | 1 0 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>   | n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2           | 2              | PC7 to 0 ←<br>$P_7 P_6 P_5 P_4$<br>$P_3 P_2 P_1 P_0$<br>if (Fn) = 0   | Branch to the location in the same page specified by $P_0$ to $P_7$ if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is zero.   |                |       |
| [I/O instru      | ictions]                                       |  |  |             |                |   |  |                |       |
| IP0              | Input port 0 to AC                             | 0 0 1 0  | 0 0 0 0  | 1           | 1              | $AC \gets (P0)$   | Input the contents of port<br>0 to AC.   | ZF             |       |
| IP               | Input port to AC                               | 0010   | 0 1 1 0  | 1           | 1              | $AC \gets [P \ (DP_{L})]$   | Input the contents of port $P(DP_L)$ to AC.  | ZF             |       |
| IPM              | Input port to M                                | 0001   | 1001   | 1           | 1              | $M\;(HL) \gets [P\;(DP_{L})]$   | Input the contents of port $P (DP_L)$ to M (HL).   |                |       |
| IPDR i4          | Input port to<br>AC direct                     | 1 1 0 0<br>0 1 1 0   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | 2           | 2              | $AC \gets [P \ (i4)]$   | Input the contents of P (i4) to AC.  | ZF             |       |
| IP45             | Input port 4, 5 to<br>E, AC respectively       | 1 1 0 0<br>1 1 0 1   | 1 1 1 1<br>0 1 0 0   | 2           | 2              | E ← [P (4)]<br>AC ← [P (5)]   | Input the contents of ports<br>P (4) and P (5) to E and AC<br>respectively.  |                |       |
| OP               | Output AC to port                              | 0010   | 0 1 0 1  | 1           | 1              | $P\left(DP_{L}\right) \gets (AC)$   | Output the contents of AC to port P ( $DP_L$ ).  |                |       |
| OPM              | Output M to port                               | 0001   | 1010   | 1           | 1              | $P\left(DP_L\right) \gets [M\left(HL\right)]$   | Output the contents of M (HL) to port P (DP <sub>L</sub> ).  |                |       |
| OPDR i4          | Output AC to<br>port direct                    | 1 1 0 0<br>0 1 1 1   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | 2           | 2              | P (i4) ← (AC)   | Output the contents of AC to P (i4).   |                |       |
| OP45             | Output E, AC to port<br>4, 5 respectively      | 1 1 0 0<br>1 1 0 1   | 1 1 1 1<br>0 1 0 1   | 2           | 2              | $\begin{array}{l} P \ (4) \leftarrow (E) \\ P \ (5) \leftarrow (AC) \end{array}$  | Output the contents of E and<br>AC to ports P (4) and P (5)<br>respectively.   |                |       |
| SPB t2           | Set port bit                                   | 0 0 0 0  | 1 0 t <sub>1</sub> t <sub>0</sub>  | 1           | 1              | $[P (DP_L), t2] \leftarrow 1$   | Set to one the bit in port P (DP <sub>L</sub> ) specified by the immediate data $t_1 t_0$ .  |                |       |
| RPB t2           | Reset port bit                                 | 0010   | 1 0 t <sub>1</sub> t <sub>0</sub>  | 1           | 1              | $[P (DP_L), t2] \gets 0$  | Clear to zero the bit in port P (DP <sub>L</sub> ) specified by the immediate data $t_1 t_0$ .   | ZF             |       |
| ANDPDR<br>i4, p4 | And port with<br>immediate data then<br>output | 1 1 0 0<br>I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>   | 0 1 0 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>   | 2           | 2              | $\begin{array}{l} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$ | Take the logical AND of P (P <sub>3</sub> to P <sub>0</sub> ) and the immediate data I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> and output the result to P (P <sub>3</sub> to P <sub>0</sub> ). | ZF             |       |
| ORPDR<br>i4, p4  | Or port with<br>immediate data then<br>output  | 1 1 0 0<br>I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>   | 0 1 0 0<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>   | 2           | 2              | $\begin{array}{l} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$ | Take the logical OR of P (P <sub>3</sub> to P <sub>0</sub> ) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P (P <sub>3</sub> to P <sub>0</sub> ).  | ZF             |       |

|             | Mnemonic                            | Instruction code<br>$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$ |                               |                  | ber of<br>s       | Number of<br>cycles                | Operation           | Description | Affected status | Note   |   |       |  |
|-------------|-------------------------------------|---|-------------------------------|------------------|-------------------|------------------------------------|---------------------|-------------|-----------------|--|---|-------|--|
|             |                                     |   | 0 <sub>6</sub> D <sub>5</sub> | , D <sub>4</sub> | $D_3 D_2 D_1 D_0$ |                                    | Num                 | Numl        | operation       | Description  | bits  | NOLE  |  |
| [Timer cor  | ntrol instructions]                 |   |                               |                  |                   |                                    |                     |             |                 |  |   |       |  |
| WTTM0       | Write timer 0                       | 1   | 1 0                           | 0                | 1                 | D 1                                | 0                   | 1           | 2               | $\begin{array}{l} TIMER0 \leftarrow [M2 \; (HL)], \\ (AC) \end{array}$ | Write the contents of M2 (HL),<br>AC into the timer 0 reload<br>register. |       |  |
| WTTM1       | Write timer 1                       |   | 1 0<br>1 1                    | 0<br>1           |                   | 1 1<br>1 0                         |                     | 2           | 2               | $TIMER1 \leftarrow (E),  (AC)$   | Write the contents of E, AC into the timer 1 reload register A.           |       |  |
| RTIM0       | Read timer 0                        | 1   | 1 0                           | 0                | 1                 | D 1                                | 1                   | 1           | 2               | M2 (HL),<br>AC $\leftarrow$ (TIMER0)                                   | Read out the contents of the timer 0 counter into M2 (HL), AC.            |       |  |
| RTIM1       | Read timer 1                        |   | 10<br>11                      | 0<br>1           |                   | 1 1<br>1 0                         |                     | 2           | 2               | $E,AC \gets (TIMER1)$  | Read out the contents of the timer 1 counter into E, AC.                  |       |  |
| START0      | Start timer 0                       |   | 10<br>11                      | 0<br>0           |                   | 1 1<br>1 1                         |                     | 2           | 2               | Start timer 0 counter  | Start the timer 0 counter.  |       |  |
| START1      | Start timer 1                       |   | 1 0<br>1 1                    | 0<br>0           | 0                 | 1 1<br>1 1                         | 1                   | 2           | 2               | Start timer 1 counter  | Start the timer 1 counter.  |       |  |
| STOP0       | Stop timer 0                        |   | 1 1                           |                  | 0                 | 1 1<br>1 1                         | 0                   | 2           | 2               | Stop timer 0 counter   | Stop the timer 0 counter.   |       |  |
| STOP1       | Stop timer 1                        |   | 1 0<br>1 1                    | 0<br>1           |                   | 1 1<br>1 1                         |                     | 2           | 2               | Stop timer 1 counter   | Stop the timer 1 counter.   |       |  |
| [Interrupt  | control instructions]               |   |                               |                  |                   |                                    |                     |             |                 | I  | I   |       |  |
| MSET        | Set interrupt master<br>enable flag | 1<br>0  |                               | 0<br>1           |                   | 10<br>00                           |                     | 2           | 2               | MSE ← 1  | Set the interrupt master enable flag to one.                              |       |  |
| MRESET      | Reset interrupt master enable flag  |   | 1 0<br>0 0                    | 0<br>1           | 1<br>0            | 10<br>00                           | 1<br>0              | 2           | 2               | $MSE \leftarrow 0$   | Clear the interrupt master enable flag to zero.                           |       |  |
| EIH i4      | Enable interrupt high               |   |                               | 0<br>1           |                   | 1 0<br><sub>2</sub> I <sub>1</sub> |                     | 2           | 2               | EDIH ← (EDIH) ∨ i4   | Set the interrupt enable flag to one.                                     |       |  |
| EIL i4      | Enable interrupt low                |   |                               | 0<br>0           |                   | 1 0<br><sub>2</sub> I <sub>1</sub> |                     | 2           | 2               | $EDIL \leftarrow (EDIL) \lor i4$                                       | Set the interrupt enable flag to one.                                     |       |  |
| DIH i4      | Disable interrupt high              | 1 1   | 1 0<br>0 0                    | 0<br>1           |                   | 1 0<br><sub>2</sub> I <sub>1</sub> |                     | 2           | 2               | $EDIH \leftarrow (EDIH) \land \overline{i4}$                           | Clear the interrupt enable flag to zero.                                  | ZF    |  |
| DIL i4      | Disable interrupt low               |   | 0 0                           |                  |                   | 1 0<br><sub>2</sub> I <sub>1</sub> |                     | 2           | 2               | $EDIL \leftarrow (EDIL) \land \overline{i4}$                           | Clear the interrupt enable flag to zero.                                  | ZF    |  |
| WTSP        | Write SP                            | 1<br>1  | 1 0                           | 0<br>1           |                   | 1 1<br>D 1                         | 1<br>0              | 2           | 2               | $SP \leftarrow (E), (AC)$  | Transfer the contents of E,<br>AC to SP.                                  |       |  |
| RSP         | Read SP                             |   | 1 0<br>1 0                    | 0<br>1           |                   | 1 1<br>D 1                         | 1<br>1              | 2           | 2               | $E,AC \leftarrow (SP)$   | Transfer the contents of SP to E, AC.                                     |       |  |
| [Standby    | control instructions]               |   |                               |                  |                   |                                    |                     |             |                 | 1  |   | ,     |  |
| HALT        | HALT                                |   | 1 0<br>1 0                    | 1                |                   | 1 1<br>1 1                         |                     | 2           | 2               | HALT   | Enter halt mode.  |       |  |
| HOLD        | HOLD                                |   | 1 0<br>1 0                    | 0<br>1           |                   | 1 1<br>1 1                         |                     | 2           | 2               | HOLD   | Enter hold mode.  |       |  |
| [Serial I/O | control instructions]               |   |                               |                  |                   |                                    |                     |             |                 | 1  | I   | · · · |  |
| STARTS      | Start serial I O                    |   | 10<br>11                      |                  |                   | 1 1<br>1 1                         |                     | 2           | 2               | START SI O   | Start SIO operation.  |       |  |
| WTSIO       | Write serial I O                    | 1   | 1 1                           |                  |                   | 1 1<br>1 1                         |                     | 2           | 2               | $SIO \leftarrow (E), (AC)$   | Write the contents of E,<br>AC to SIO.                                    |       |  |
| RSIO        | Read serial I O                     |   | 10<br>11                      |                  |                   | 1 1<br>1 1                         |                     | 2           | 2               | $E,AC \leftarrow (SIO)$  | Read out the contents of SIO into E, AC.                                  |       |  |
| [Other ins  | tructions]                          |   |                               |                  |                   |                                    |                     |             |                 | 1  |   |       |  |
| NOP         | No operation                        | 0   | 0 0                           | 0                | 0                 | 0 0                                | 0                   | 1           | 1               | No operation   | Consume one machine cycle without performing any operation.               |       |  |
|             | Select bank                         | 1   | 1 0                           | 0                | 1                 | 1 1                                | 1<br>I <sub>0</sub> | 2           | 2               | PC13, PC12 $\leftarrow$ I <sub>1</sub> I <sub>0</sub>                  | Specify the memory bank.  | Ι Τ   |  |

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.