

**KMM372V160(8)0BK/BS Fast Page Mode**

16M x 72 DRAM DIMM with ECC Using 16Mx4, 4K & 8K Refresh, 3.3V

**GENERAL DESCRIPTION**

The Samsung KMM372V160(8)0B is a 16Mx72bits Dynamic RAM high density memory module. The Samsung KMM372V160(8)0B consists of eighteen CMOS 16Mx4bits DRAMs in SOJ/TSOP-II 400mil packages and two 16 bits driver IC in TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM372V160(8)0B is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

**PERFORMANCE RANGE**

Speed	trAC	tCAC	trC	tPC
-5	50ns	18ns	90ns	35ns
-6	60ns	20ns	110ns	40ns

**FEATURES**

- Part Identification

Part number	PKG	Ref.	CBR Ref.	ROR Ref.
KMM372V1600BK	SOJ	4K	4K/64ms	
KMM372V1600BS	TSOP			
KMM372V1680BK	SOJ	8K	4K/64ms	8K/64ms
KMM372V1680BS	TSOP			

- Fast Page Mode Operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- JEDEC standard pinout & Buffered PDpin
- Buffered input except  $\overline{\text{RAS}}$  and DQ
- PCB : Height(1250mil), double sided component

**PIN CONFIGURATIONS**

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V <sub>ss</sub>	29	*CAS2	57	DQ22	85	V <sub>ss</sub>	113	*CAS3	141	DQ58
2	DQ0	30	RAS0	58	DQ23	86	DQ36	114	*RAS1	142	DQ59
3	DQ1	31	OE0	59	V <sub>cc</sub>	87	DQ37	115	RFU	143	V <sub>cc</sub>
4	DQ2	32	V <sub>ss</sub>	60	DQ24	88	DQ38	116	V <sub>ss</sub>	144	DQ60
5	DQ3	33	A0	61	RFU	89	DQ39	117	A1	145	RFU
6	V <sub>cc</sub>	34	A2	62	RFU	90	V <sub>cc</sub>	118	A3	146	RFU
7	DQ4	35	A4	63	RFU	91	DQ40	119	A5	147	RFU
8	DQ5	36	A6	64	RFU	92	DQ41	120	A7	148	RFU
9	DQ6	37	A8	65	DQ25	93	DQ42	121	A9	149	DQ61
10	DQ7	38	A10	66	DQ26	94	DQ43	122	A11	150	RSVD
11	DQ8	39	A12	67	DQ27	95	DQ44	123	*A13	151	DQ63
12	V <sub>ss</sub>	40	V <sub>cc</sub>	68	V <sub>ss</sub>	96	V <sub>ss</sub>	124	V <sub>cc</sub>	152	V <sub>ss</sub>
13	DQ9	41	RFU	69	DQ28	97	DQ45	125	RFU	153	DQ64
14	DQ10	42	RFU	70	DQ29	98	DQ46	126	B0	154	DQ65
15	DQ11	43	V <sub>ss</sub>	71	DQ30	99	DQ47	127	V <sub>ss</sub>	155	DQ66
16	DQ12	44	OE2	72	DQ31	100	DQ48	128	RFU	156	DQ67
17	DQ13	45	RAS2	73	V <sub>cc</sub>	101	DQ49	129	*RAS3	157	V <sub>cc</sub>
18	V <sub>cc</sub>	46	CAS4	74	DQ32	102	V <sub>cc</sub>	130	*CAS5	158	DQ68
19	DQ14	47	*CAS6	75	DQ33	103	DQ50	131	*CAS7	159	DQ69
20	DQ15	48	W2	76	DQ34	104	DQ51	132	PDE	160	DQ70
21	DQ16	49	V <sub>cc</sub>	77	RSVD	105	DQ52	133	V <sub>cc</sub>	161	DQ71
22	DQ17	50	RSVD	78	V <sub>ss</sub>	106	RSVD	134	RSVD	162	V <sub>ss</sub>
23	V <sub>ss</sub>	51	RSVD	79	PD1	107	V <sub>ss</sub>	135	RSVD	163	PD2
24	RSVD	52	DQ18	80	PD3	108	RSVD	136	DQ54	164	PD4
25	RSVD	53	DQ19	81	PD5	109	RSVD	137	DQ55	165	PD6
26	V <sub>cc</sub>	54	V <sub>ss</sub>	82	PD7	110	V <sub>cc</sub>	138	V <sub>ss</sub>	166	PD8
27	W0	55	DQ20	83	ID0	111	RFU	139	DQ56	167	ID1
28	CAS0	56	DQ21	84	V <sub>cc</sub>	112	*CAS1	140	DQ57	168	V <sub>cc</sub>

NOTE : A12 is used for only KMM372V1680BK/BS (8K Ref.)

PD Note : PD & ID Terminals must each be pulled up through a register to V<sub>cc</sub> at the next higher level assembly. PDs will be either open (NC) or driven to V<sub>ss</sub> via on-board buffer circuits.

ID Note : IDs will be either open (NC) or connected directly to V<sub>ss</sub> without a buffer.

**PIN NAMES**

Pin Names	Function
A0, B0, A1 - A11	Address Input(4K ref)
A0, B0, A1 - A12	Address Input(8K ref)
DQ0 - DQ71	Data In/Out
W0, W2	Read/Write Enable
OE0, OE2	Output Enable
RAS0, RAS2	Row Address Strobe
CAS0, CAS4	Column Address Strobe
V <sub>cc</sub>	Power(+3.3V)
V <sub>ss</sub>	Ground
NC	No Connection
PDE	Presence Detect Enable
PD1 - 8	Presence Detect
ID0 - 1	ID bit
RSVD	Reserved Use
RFU	Reserved for Future Use

Pins marked "\*" are not used in this module.


**PD & ID Table**

Pin	50NS	60NS
PD1	1	1
PD2	1	1
PD3	1	1
PD4	1	1
PD5	0	0
PD6	0	1
PD7	0	1
PD8	0	0
ID0	0	0
ID1	0	0



PD : 0 for Vol of Drive IC & 1 for N.C

ID : 0 for V<sub>ss</sub> & 1 for N.C

FUNCTIONAL BLOCK DIAGRAM



NOTE : A12 is used for only KMM372V1680BK/BS(8K Ref.)



## ABSOLUTE MAXIMUM RATINGS \*

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-0.5 to +4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Power Dissipation	P <sub>D</sub>	18	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> +0.3 <sup>*1</sup>	V
Input Low Voltage	V <sub>IL</sub>	-0.3 <sup>*2</sup>	-	0.8	V

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns, which is measured at V<sub>CC</sub>.

\*2 : -1.3V at pulse width ≤ 15ns, which is measured at V<sub>SS</sub>.

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speedl	KMM372V1600BK/BS		KMM372V1680BK/BS		Unit
		Min	Max	Min	Max	
I <sub>CC1</sub>	-5	-	2160	-	1620	mA
	-6	-	1980	-	1440	mA
I <sub>CC2</sub>	Don't care	-	100	-	100	mA
I <sub>CC3</sub>	-5	-	2160	-	1620	mA
	-6	-	1980	-	1440	mA
I <sub>CC4</sub>	-5	-	1260	-	1080	mA
	-6	-	1080	-	900	mA
I <sub>CC5</sub>	Don't care	-	30	-	30	mA
I <sub>CC6</sub>	-5	-	2160	-	1620	mA
	-6	-	1980	-	1440	mA
I <sub>I(L)</sub> I <sub>O(L)</sub>	Don't care	-10	10	-10	10	uA
		-5	5	-5	5	uA
V <sub>OH</sub> V <sub>OL</sub>	Don't care	2.4	-	2.4	-	V
		-	0.4	-	0.4	V

I<sub>CC1</sub>\* : Operating Current \* ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @trc=min)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$  Only Refresh Current \* ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @trc=min)

I<sub>CC4</sub>\* : Fast Page Mode Current \* ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$  cycling : tPC=min)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current \* ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @trc=min)

I<sub>I(L)</sub> : Input Leakage Current (Any input  $0 \leq V_{IN} \leq V_{CC}+0.3V$ , all other pins not under test=0 V)

I<sub>O(L)</sub> : Output Leakage Current(Data Out is disabled,  $0V \leq V_{OUT} \leq V_{CC}$ )

V<sub>OH</sub> : Output High Voltage Level (I<sub>OH</sub> = -2mA)

V<sub>OL</sub> : Output Low Voltage Level (I<sub>OL</sub> = 2mA)

\* **NOTE** : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> and I<sub>CC3</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one Fast page mode cycle time, tPC.

## CAPACITANCE (T<sub>A</sub> = 25°C, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0, B0, A1 - A12]	CIN1	-	20	pF
Input capacitance[W0, W2, OE0, OE2]	CIN2	-	20	pF
Input capacitance[RAS0, RAS2]	CIN3	-	73	pF
Input capacitance[CAS0, CAS4]	CIN4	-	20	pF
Input/Output capacitance[DQ0 - 71]	CDQ	-	17	pF

## AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 3.3V ± 0.3V. See notes 1,2.)

Test condition : V<sub>ih</sub>/V<sub>il</sub> = 2.2/0.7V, V<sub>oh</sub>/V<sub>ol</sub> = 2.0/0.8V, output loading CL = 100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	90		110		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	133		155		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		50		60	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		18		20	ns	3,4,5,11
Access time from column address	t <sub>AA</sub>		30		35	ns	3,10,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	5		5		ns	3,11
Output buffer turn-off delay	t <sub>OFF</sub>	5	18	5	20	ns	6,11
Transition time(rise and fall)	t <sub>T</sub>	1	50	1	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	30		40		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	50	10K	60	10K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	18		20		ns	11
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	48		58		ns	11
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	13	10K	15	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	18	32	18	40	ns	4,11
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	13	20	13	25	ns	10,11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10		10		ns	11
Row address set-up time	t <sub>ASR</sub>	5		5		ns	11
Row address hold time	t <sub>RAH</sub>	8		8		ns	11
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	10		10		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		ns	11
Read command set-up time	t <sub>RCS</sub>	0		0		ns	
Read command hold referencde to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	-2		-2		ns	8,11
Write command hold time	t <sub>WCH</sub>	10		10		ns	
Write command pulse width	t <sub>WP</sub>	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20		20		ns	11
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	13		15		ns	
Data in set-up time	t <sub>DS</sub>	-2		-2		ns	9,11
Data in hold time	t <sub>DH</sub>	15		15		ns	9,11
Refresh period(4K & 8K)	t <sub>REF</sub>		64		64	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t <sub>CWD</sub>	36		40		ns	7
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	48		55		ns	7
$\overline{\text{CAS}}$ prechange to $\overline{\text{W}}$ delay time	t <sub>CPWD</sub>	53		60		ns	7
$\overline{\text{RAS}}$ ro $\overline{\text{W}}$ delay time	t <sub>RWD</sub>	71		83		ns	7,11


## AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 3.3V ± 0.3V. See notes 1,2.)

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ setup time( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		ns	11
$\overline{\text{CAS}}$ hold time( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	8		8		ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	3		3		ns	11
Access time from $\overline{\text{CAS}}$ precharge	tCPA		40		35	ns	3,11
Fast page mode cycle time	tPC	35		40		ns	
Fast page mode read-modify-write cycle time	tPRWC	85		76		ns	
$\overline{\text{CAS}}$ precharge time(Fast page cycle)	tCP	10		10		ns	
$\overline{\text{RAS}}$ pulse width(Fast page cycle)	tRASP	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	tWRP	15		15		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	tWRH	8		8		ns	11
$\overline{\text{OE}}$ access time	tOEA		18		20	ns	11
$\overline{\text{OE}}$ to data delay	tOED	18		20		ns	11
Output buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	5	18	5	20	ns	11
$\overline{\text{OE}}$ command hold time	tOEH	13		15		ns	
<b>Present Detect Read Cycle</b>							
$\overline{\text{PDE}}$ to Valid PD bit	tPD		10		10	ns	
$\overline{\text{PDE}}$ to PD bit Inactive	tPDOFF	2	7	2	7	ns	

## NOTES


- An initial pause of 200us is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
- Input voltage levels are V<sub>ih</sub>/V<sub>il</sub>. V<sub>ih</sub>(min) and V<sub>il</sub>(max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>ih</sub>(min) and V<sub>il</sub>(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 1 TTL loads and 100pF.
- Operation within the t<sub>RCd</sub>(max) limit insures that t<sub>RC</sub>(max) can be met. t<sub>RCd</sub>(max) is specified as a reference point only. If t<sub>RCd</sub> is greater than the specified t<sub>RCd</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Assumes tha t<sub>RCd</sub> ≥ t<sub>RCd</sub>(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- t<sub>WCS</sub>, t<sub>TRWD</sub>, t<sub>TCWD</sub>, t<sub>TAWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>TRWD</sub> ≥ t<sub>TRWD</sub>(min), t<sub>TCWD</sub> ≥ t<sub>TCWD</sub>(min), t<sub>TAWD</sub> ≥ t<sub>TAWD</sub>(min) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub>(min). The cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of data out(at access time) is indeterminate.
- Either t<sub>TRCH</sub> or t<sub>TRRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles.
- Operation within the t<sub>RAD</sub>(max) limit insures that t<sub>RC</sub>(max) can be met. t<sub>RAD</sub>(max) is specified as reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max) limit, then access time is controlled by t<sub>A</sub>.
- The timing skew from the DRAM to the DIMM resulted from the addition of buffers.

READ CYCLE



WRITE CYCLE ( EARLY WRITE )


NOTE : DOUT = OPEN



□ Don't care  
■ Undefined

WRITE CYCLE (  $\overline{OE}$  CONTROLLED WRITE )


NOTE : DOUT = OPEN



□ Don't care  
■ Undefined




READ - MODIFY - WRITE CYCLE




FAST PAGE READ CYCLE

NOTE : DOUT = OPEN




FAST PAGE WRITE CYCLE ( EARLY WRITE )

NOTE : DOUT = OPEN




FAST PAGE READ - MODIFY - WRITE CYCLE



**$\overline{\text{RAS}}$  - ONLY REFRESH CYCLE**


NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , DIN = Don't care

DOUT = OPEN




**$\overline{\text{CAS}}$  - BEFORE -  $\overline{\text{RAS}}$  REFRESH CYCLE**

NOTE :  $\overline{\text{OE}}$ , A = Don't care



Don't care  
 Undefined


HIDDEN REFRESH CYCLE ( READ )



Don't care  
 Undefined

HIDDEN REFRESH CYCLE ( WRITE )

NOTE : DOUT = OPEN



□ Don't care  
■ Undefined







