## International **TOR** Rectifier REPETITIVE AVALANCHE AND dv/dt RATED **HEXFET® TRANSISTOR**

## IRHN7230 IRHN8230 N-CHANNEL MEGA RAD HARD

#### 200 Volt, 0.40Ω, MEGA RAD HARD HEXFET

International Rectifier's MEGA RAD HARD technology HEXFETs demonstrate excellent threshold voltage stability and breakdown voltage stability at total radiation doses as high as 1 x 10<sup>6</sup> Rads (Si). Under identical preand post-radiation test conditions, International Rectifier's RAD HARD HEXFETs retain identical electrical specifications up to 1 x 10<sup>5</sup> Rads (Si) total dose. At 1 x 10<sup>6</sup> Rads (Si) total dose, under the same pre-dose conditions, only minor shifts in the electrical specifications are observed and are so specified in table 1. No compensation in gate drive circuitry is required. In addition, these devices are capable of surviving transient ionization pulses as high as 1 x 10<sup>12</sup> Rads (Si)/Sec, and return to normal operation within a few microseconds. Single Event Effect (SEE) testing of International Rectifier RAD HARD HEXFETs has demonstrated virtual immunity to SEE failure. Since the MEGA RAD HARD process utilizes International Rectifier's patented HEXFET technology, the user can expect the highest quality and reliability in the industry.

RAD HARD HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits in space and weapons environments.

#### Absolute Maximum Ratings

#### **Product Summary**

Part Number	BVDSS	RDS(on)	b
IRHN7230	200V	0.40Ω	9.0A
IRHN8230	200V	0.40Ω	9.0A

#### Features:

- Radiation Hardened up to 1 x 10<sup>6</sup> Rads (Si)
- Single Event Burnout (SEB) Hardened
- Single Event Gate Rupture (SEGR) Hardened
- Gamma Dot (Flash X-Ray) Hardened
- Neutron Tolerant
- Identical Pre- and Post-Electrical Test Conditions
- Repetitive Avalanche Rating
- Dynamic dv/dt Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Light-weight

#### IRHN7230, IRHN8230 Parameter Units ID @ VGS = 12V, TC = 25°C Continuous Drain Current 9.0 А $I_D @ V_{GS} = 12V, T_C = 100^{\circ}C$ **Continuous Drain Current** 6.0 Pulsed Drain Current ① 36 IDM PD @ TC = 25°C Max. Power Dissipation 75 W Linear Derating Factor 0.60 W/K (5) Gate-to-Source Voltage ±20 V VGS Single Pulse Avalanche Energy 2 330 (see fig. 29) mJ EAS Avalanche Current ① 9.0 А IAR Repetitive Avalanche Energy 1 7.5 EAR mJ dv/dt Peak Diode Recovery dv/dt 3 5.0 (see fig. 30) V/ns T.I **Operating Junction** -55 to 150 Storage Temperature Range °C TSTG Package Mounting Surface Temperature 300 (for 5 seconds) Weight 2.6 (typical) g

#### **Pre-Radiation**

				İ				
	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
BVDSS	Drain-to-Source Breakdown Voltage	200	—	—	V	VGS = 0V, ID = 1.0 mA		
ΔBV <sub>DSS</sub> /ΔTJ	Temperature Coefficient of Breakdown Voltage	-	0.27	—	V/°C	Reference to 25°C, ID = 1.0 mA		
RDS(on)	Static Drain-to-Source		_	0.40		VGS = 12V, ID = 6.0A		
	On-State Resistance	_	_	0.49	Ω	VGS = 12V, ID = 0.0A VGS = 12V, ID = 9.0A ④		
VGS(th)	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_{D} = 1.0 \text{ mA}$		
gfs	Forward Transconductance	3.0	—	—	S (0)	VDS > 15V, IDS = 6.0A ④		
IDSS	Zero Gate Voltage Drain Current	_	—	25	•	VDS = 0.8 x Max Rating,VGS = 0V		
		_	_	250	μA	VDS = 0.8 x Max Rating		
						VGS = 0V, TJ = 125°C		
IGSS	Gate-to-Source Leakage Forward		_	100	nA	VGS = 20V		
IGSS	Gate-to-Source Leakage Reverse	—	—	-100		VGS = -20V		
Qg	Total Gate Charge		—	50		VGS =12V, ID = 9.0A		
Qgs	Gate-to-Source Charge	_	—	10	nC	VDS = Max. Rating x 0.5		
Qgd	Gate-to-Drain ('Miller') Charge	_	—	20		(see figures 23 and 31)		
td(on)	Turn-On Delay Time	—	—	35		VDD = 100V, ID = 9.0A,		
tr	Rise Time	_	—	80	ns	RG = 7.5Ω		
td(off)	Turn-Off Delay Time	_	—	60	115	(see figure 28)		
tf	FallTime		—	46				
LD	Internal Drain Inductance	_	2.0	_	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.		
LS	Internal Source Inductance		4.1	_		Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.		
C <sub>iss</sub>	Input Capacitance		1100			$V_{GS} = 0V, V_{DS} = 25V$		
C <sub>OSS</sub>	Output Capacitance	_	250	_	pF	f = 1.0 MHz		
C <sub>rss</sub>	Reverse Transfer Capacitance	_	65	_		(see figure 22)		

## **Source-Drain Diode Ratings and Characteristics**

	Parameter		Min.	Тур.	Max.	Units	Test Conditions		
١s	Continuous Source Current	—	—	9.0	A	Modified MOSFET symbol showing the			
ISM	Pulse Source Current (Bod	—	—	36		integral reverse p-n junction rectifier.			
VSD	Diode Forward Voltage		—	—	2.0	V	$T_j = 25^{\circ}C, I_S = 9A, V_{GS} = 0V \oplus$		
trr	Reverse Recovery Time		—	—	460	ns	$Tj = 25^{\circ}C$ , $IF = 9A$ , $di/dt \le 100A/\mu s$		
QRR	Reverse Recovery Charge		—	—	5.0	μC	VDD ≤ 50V ④		
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S$ + $L$							

## **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RthJC	Junction-to-Case	—	—	1.67	K/W5	
RthJPCB	Junction-to-PC board	_	TBD		NVV @	soldered to a copper-clad PC board

#### **Radiation Performance of Mega Rad Hard HEXFETs**

International Rectifier Radiation Hardened HEX-FETs are tested to verify their hardness capability. The hardness assurance program at International Rectifier uses two radiation environments.

Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019. International Rectifier has imposed a standard gate voltage of 12 volts per note 6 and a V<sub>DSS</sub> bias condition equal to 80% of the device rated voltage per note 7 and figure 8b. Pre- and post-radiation limits of the devices irradiated to  $1 \times 10^5$  Rads (Si) are identical and are presented in Table 1, column 1, IRHN7230. Device performance limits at a post radiation level of  $1 \times 10^6$  Rads (Si) are presented in Table 1, column 2, IRHN8230. The values in Table 1 will be met for either of the two low dose rate test circuits that are used. Typical delta curves showing radiation response appear in figures 1 through 5. Typical post-radiation curves appear in figures 10 through 17.

Both pre- and post-radiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. It should be noted that at a radiation level of  $1 \times 10^5$  Rads (Si), no change in limits are specified in DC parameters. At a radiation level of  $1 \times 10^6$  Rads (Si), leakage remains low and the device is usable with no change in drive circuitry required.

High dose rate testing may be done on a special request basis, using a dose rate up to  $1 \times 10^{12}$  Rads (Si)/ Sec. Photocurrent and transient voltage waveforms are shown in figure 7 and the recommended test circuit to be used is shown in figure 9.

International Rectifier radiation hardened HEXFETs have been characterized in neutron and heavy ion Single Event Effects (SEE) environments. The effects on bulk silicon of the type used by International Rectifier on RAD HARD HEXFETs are shown in figure 6. Single Event Effects characterization is shown in Table 3.

			1200	30 111110230			
	100K Rads (Si) 1000		1000K F	000K Rads (Si)		Test Conditions <sup>®</sup>	
		min.	max.	min.	max.		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	200	—	200	—	v	$V_{GS} = 0V, I_D = 1.0 \text{ mA}$
V <sub>GS(th)</sub>	Gate Threshold Voltage ④	2.0	4.0	1.25	4.5		$V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}$
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	100	-	100	nA	V <sub>GS</sub> = +20V
IGSS	Gate-to-Source Leakage Reverse	—	-100	—	-100		V <sub>GS</sub> = -20V
IDSS	Zero Gate Voltage Drain Current	—	25	-	25	μA	$V_{DS}$ = 0.8 x Max Rating, $V_{GS}$ = 0
R <sub>DS(on)1</sub>	Static Drain-to-Source ④	—	0.40	-	0.53	Ω	$V_{GS} = 12V, I_{D} = 6.0A$
	On-State Resistance One						
V <sub>SD</sub>	Diode Forward Voltage ④	—	1.6	—	1.6	V	$T_{C} = 25^{\circ}C, I_{S} = 9.0A, V_{GS} = 0V$

IRHN7230 IRHN8230

#### Table 2. High Dose Rate (8)

	10 <sup>11</sup> Rads (Si)/sec		1012 Rads (Si)/sec					
Parameter	Min.	Тур	Max.	Min.	Тур.	Max.	Units	Test Conditions
VDSS Drain-to-Source Voltage	—	—	160	—	—	160	V	Applied drain-to-source voltage
								during gamma-dot
IPP	—	20	—	—	20	—	Α	Peak radiation induced photo-current
di/dt	—	-	160	—	—	8.0	A/µsec	Rate of rise of photo-current
L1	1.0	—	_	20	_	—	μH	Circuit inductance required to limit di/dt

#### Table 3. Single Event Effects (9)

Γ	<b>D</b> (	-			LET (Si)	Fluence	Range	V <sub>DS</sub> Bias	V <sub>GS</sub> Bias
	Parameter	Тур.	Units	Ion	(MeV/mg/cm <sup>2</sup> )	(ions/cm <sup>2</sup> )	(µm)	(V)	(V)
	BVDSS	200	V	Ni	28	1 x 10⁵	~41	160	-5




Figure 1. – Typical Response of Gate Threshold Voltage Vs. Total Dose Exposure




Figure 2. – Typical Response of On-State Resistance Vs. Total Dose Exposure





Figure 3. – Typical Response of Transconductance Vs. Total Dose Exposure





#### **Post-Radiation**

#### IRHN7230, IRHN8230 Devices




Figure 5. – Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure

Figure 6. – Typical On-State Resistance Vs. Neutron Fluence Level




Figure 7. – Typical Transient Response of Rad Hard HEXFET During 1 x10<sup>12</sup> Rad (Si)/Sec Exposure

Figure 8b. – VDSS Stress Equals 80% of BVDSS During Radiation Figure 9. – High Dose Rate (Gamma Dot) Test Circuit

Note: Bias Conditions during radiation;  $V_{GS} = 12 V_{dC}$ ,  $V_{DS} = 0 V_{dC}$ 




Figure 10. – Typical Output Characteristics Pre-Radiation




Figure 11. – Typical Output Characteristics Post-Radiation 100K Rads (Si)




Figure 12. – Typical Output Characteristics Post-Radiation 300K Rads (Si)




Figure 13. – Typical Output Characteristics Post-Radiation 1 Mega Rads (Si)

Note: Bias Conditions during radiation;  $V_{GS} = 0 V_{dC}$ ,  $V_{DS} = 400 V_{dC}$ 




Figure 14. – Typical Output Characteristics Pre-Radiation




Figure 15. – Typical Output Characteristics Post-Radiation 100K Rads (Si)




Figure 16. – Typical Output Characteristics Post-Radiation 300K Rads (Si)




Figure 17. – Typical Output Characteristics Post-Radiation 1 Mega Rads (Si)






Figure 18. – Typical Output Characteristics, T<sub>C</sub> = 25°C











Figure 21. – Normalized On-Resistance Vs. Temperature






Figure 22. – Typical Capacitance Vs. Drain-to-Source Voltage




Figure 23. – Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 24. – Typical Source-Drain Diode Forward Voltage




Figure 25. – Maximum Safe Operating Area




Figure 26. – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Figure 27. – Maximum Drain Current Vs. Case Temperature





Figure 28a. – Switching Time Test Circuit








Figure 29a. – Unclamped Inductive Test Curcuit




Figure 29b. – Unclamped Inductive Waveforms




Figure 29c. – Maximum Avalanche Energy Vs. Starting Junction Temperature




Figure 30. – Peak Diode Recovery dv/dt Test Circuit




Figure 31a. – Basic Gate Charge Waveform

Figure 31b. – Gate Charge Test Circuit





Figure 32 – Typical Time to Accumulated 1% Failure

#### **Radiation Characteristics**

- Repetitive Rating; Pulse width limited by maximum junction temperature. (figure 26) Refer to current HEXFET reliability report.
- $I_{SD} \le 9.0A, di/dt \le 120 A/\mu s, \\ V_{DD} \le BV_{DSS}, T_J \le 150^{\circ}C \\ Suggested RG = 7.5\Omega$
- ④ Pulse width  $\leq$  300 µs; Duty Cycle  $\leq$  2%
- (5) K/W = °C/W W/K = W/°C

- 6 Total Dose Irradiation with VGS Bias. +12 volt VGS applied and VDS = 0 during irradiation per MIL-STD-750, method 1019. (figure 8a)
- Total Dose Irradiation with V<sub>DS</sub> Bias.
  V<sub>DS</sub> = 0.8 x rated BV<sub>DSS</sub> (pre-radiation) applied and V<sub>GS</sub> = 0 during irradiation per MIL-STD-750, method 1019. (figure 8b)
- ⑧ This test is performed using a flash x-ray source operated in the e-beam mode (energy ~2.5 MeV), 30 nsec pulse. (figure 9)
- ③ Study sponsored by NASA. Evaluation performed at Brookhaven National Labs.
- IP All Pre-Radiation and Post-Radiation test conditions are identical to facilitate direct comparison for circuit applications.



# International

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590 IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111 IR FAR EAST: K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo Japan 171 Tel: 81 3 3983 0086 IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371 http://www.irf.com/ Data and specifications subject to change without notice. 9/96

### **Case Outline and Dimensions – SMD-1**