


IN74HC132A

QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS High-Performance Silicon-Gate CMOS

The IN74HC132A is identical in pinout to the LS/ALS132. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

The IN74HC132A can be used to enhance noise immunity or to square up slowly changing waveforms.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices




ORDERING INFORMATION

IN74HC132AN Plastic
IN74HC132AD SOIC

$T_A = -55^\circ$ to 125° C for all packages

LOGIC DIAGRAM



PIN 14 = V_{CC}
PIN 7 = GND

PIN ASSIGNMENT

A1	1 ●	14	V_{CC}
B1	2	13	B4
Y1	3	12	A4
A2	4	11	Y4
B2	5	10	B3
Y2	6	9	A3
GND	7	8	Y3

FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L



IN74HC132A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V_{CC} +1.5	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
I_{IN}	DC Input Current, per Pin	+20	mA
I_{OUT}	DC Output Current, per Pin	+25	mA
I_{CC}	DC Supply Current, V_{CC} and GND Pins	± 50	mA
P_D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_A	Operating Temperature, All Package Types	-55	+125	°C
t_r, t_f	Input Rise and Fall Time (Figure 1)	-	no limit*	ns

*When $V_{IN} \approx 0.5V_{CC}$, $I_{CC} > >$ quiescent current.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



IN74HC132A

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	$V_C = V$	Guaranteed Limit			Unit
				$25^\circ C$ to $-55^\circ C$	$\leq 85^\circ C$	$\leq 125^\circ C$	
V_T+max	Maximum Positive-Going Input Threshold Voltage	$V_{OUT}=0.1\text{ V}$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V_T+min	Minimum Positive-Going Input Threshold Voltage	$V_{OUT}=0.1\text{ V}$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	1.0 2.3 3.0	0.95 2.25 2.95	0.95 2.25 2.95	V
V_T-max	Maximum Negative-Going Input Threshold Voltage	$V_{OUT}=V_{CC}-0.1\text{ V}$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	0.9 2.0 2.6	0.95 2.05 2.65	0.95 2.05 2.65	V
V_T-min	Minimum Negative-Going Input Threshold Voltage	$V_{OUT}=V_{CC}-0.1\text{ V}$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V_Hmax Note	Maximum Hysteresis Voltage	$V_{OUT}=0.1\text{ V}$ or $V_{CC}-0.1\text{ V}$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	1.2 2.25 3.0	1.2 2.25 3.0	1.2 2.25 3.0	V
V_Hmin Note	Minimum Hysteresis Voltage	$V_{OUT}=0.1\text{ V}$ or $V_{CC}-0.1\text{ V}$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	0.2 0.4 0.5	0.2 0.4 0.5	0.2 0.4 0.5	V
V_{OH}	Minimum High-Level Output Voltage	$V_{IN} \leq V_T-min$ or V_T+max $ I_{out} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{IN} \leq V_T-min$ or V_T+max $ I_{OUT} \leq 4.0\text{ mA}$ $ I_{OUT} \leq 5.2\text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V_{OL}	Maximum Low-Level Output Voltage	$V_{IN} \geq V_T+max$ $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN} \geq V_T+max$ $ I_{OUT} \leq 4.0\text{ mA}$ $ I_{OUT} \leq 5.2\text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I_{IN}	Maximum Input Leakage Current	$V_{IN}=V_{CC}$ or GND	6.0	± 0.1	± 1.0	± 1.0	μA
I_{CC}	Maximum Quiescent Supply Current (per Package)	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu\text{A}$	6.0	1.0	10	40	μA

Note. $V_Hmin > (V_{T+min}) - (V_{T+max})$; $V_Hmax = (V_{T+max}) + (V_{T+min})$.

IN74HC132A

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$,Input $t_r=t_f=6.0\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125 °C	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0	125	155	190	ns
		4.5	25	31	38	
		6.0	21	26	32	
t_{TLH}, t_{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0	75	95	110	ns
		4.5	15	19	22	
		6.0	13	16	19	
C_{IN}	Maximum Input Capacitance	-	10	10	10	pF

C_{PD}	Power Dissipation Capacitance (Per Gate)	Typical @25°C, $V_{CC}=5.0\text{ V}$	pF
	Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	24	





Figure 1. Switching Waveforms



* Includes all probe and jig capacitance.

Figure 2. Test Circuit