IN74AC533

Octal 3-State Inverting Transparent Latch
### High-Speed Silicon-Gate CMOS

The IN74AC533 is identical in pinout to the LS/ALS533, HC/HCT533. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. The data appears as the outputs in inverted form. When Latch Enable goes low, data meeting the setup and hold time becomes latched.

The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 µA; 0.1 µA @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA
- 3-State Outputs for Bus Interfacing

N SUFFIX
PLASTIC

DW SUFFIX
SOIC

ORDERING INFORMATION
IN74AC533N Plastic
IN74AC533DW SOIC
T_A = -40° to 85° C for all packages

PIN ASSIGNMENT

Output Enable	1●	20	V_{CC}
Q0	2	19	Q7
D0	3	18	D7
D1	4	17	D6
Q1	5	16	Q6
Q2	6	15	Q5
D2	7	14	D5
D3	8	13	D4
Q3	9	12	Q4
GND	10	11	Latch Enable

LOGIC DIAGRAM

DATA INPUTS:
D0 3, D1 4, D2 7, D3 8, D4 13, D5 14, D6 17, D7 18

INVERTING OUTPUTS:
Q0 2, Q1 5, Q2 6, Q3 9, Q4 12, Q5 15, Q6 16, Q7 19

LANTCH ENABLE 11

OUTPUT ENABLE 1

PIN 20=V_{CC}
PIN 10 = GND

FUNCTION TABLE

Inputs			Output
Output Enable	Latch Enable	D	Q
L	H	H	L
L	H	L	H
L	L	X	no change
H	X	X	Z

X = don't care
Z = high impedance

INTEGRAL

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
I_{IN}	DC Input Current, per Pin	±20	mA
I_{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I_{CC}	DC Supply Current, V_{CC} and GND Pins	±50	mA
P_D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
          SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)		0	V_{CC}	V
T_J	Junction Temperature (PDIP)			140	°C
T_A	Operating Temperature, All Package Types		-40	+85	°C
I_{OH}	Output Current - High			-24	mA
I_{OL}	Output Current - Low			24	mA
t_r, t_f	Input Rise and Fall Time * (except Schmitt Inputs)	V_{CC} =3.0 V V_{CC} =4.5 V V_{CC} =5.5 V	0 0 0	150 40 25	ns/V

* V_{IN} from 30% to 70% V_{CC}

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V_{CC} V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V_{IH}	Minimum High-Level Input Voltage	V_{OUT}=0.1 V or V_{CC}-0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
V_{IL}	Maximum Low - Level Input Voltage	V_{OUT}=0.1 V or V_{CC}-0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
V_{OH}	Minimum High-Level Output Voltage	$I_{OUT} \leq$ -50 µA	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		$^*V_{IN}$=V_{IH} or V_{IL} I_{OH}=-12 mA I_{OH}=-24 mA I_{OH}=-24 mA	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
V_{OL}	Maximum Low-Level Output Voltage	$I_{OUT} \leq$ 50 µA	3.0 4.5 5.5	0.1 0.1 0.1	0.1 0.1 0.1	V
		$^*V_{IN}$=V_{IH} or V_{IL} I_{OL}=12 mA I_{OL}=24 mA I_{OL}=24 mA	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
I_{IN}	Maximum Input Leakage Current	V_{IN}=V_{CC} or GND	5.5	±0.1	±1.0	µA
I_{OZ}	Maximum Three-State Leakage Current	V_{IN} (OE)= V_{IH} or V_{IL} V_{IN} =V_{CC} or GND V_{OUT} =V_{CC} or GND	5.5	±0.5	±5.0	µA
I_{OLD}	+Minimum Dynamic Output Current	V_{OLD}=1.65 V Max	5.5		75	mA
I_{OHD}	+Minimum Dynamic Output Current	V_{OHD}=3.85 V Min	5.5		-75	mA
I_{CC}	Maximum Quiescent Supply Current (per Package)	V_{IN}=V_{CC} or GND	5.5	8.0	80	µA

*All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}

INTEGRAL

AC ELECTRICAL CHARACTERISTICS(C$_L$=50pF, Input t$_r$=t$_f$=3.0 ns)

Symbol	Parameter	V$_{CC}$* V	Guaranteed Limits				Unit
			25 °C		-40°C to 85°C		
			Min	Max	Min	Max	
t$_{PLH}$	Propagation Delay, Input D to Q (Figure 1)	3.3 5.0	2.0 2.0	14.0 10.0	1.5 1.5	16.0 11.0	ns
t$_{PHL}$	Propagation Delay, Input D to Q (Figure 1)	3.3 5.0	2.0 2.0	13.0 9.5	1.5 1.5	14.5 10.5	ns
t$_{PLH}$	Propagation Delay, Latch Enable to Q (Figure 2)	3.3 5.0	2.0 2.0	14.0 10.0	1.5 1.5	16.5 11.5	ns
t$_{PHL}$	Propagation Delay, Latch Enable to Q (Figure 2)	3.3 5.0	2.0 2.0	13.0 10.0	1.5 1.5	14.5 11.0	ns
t$_{PZH}$	Propagation Delay, Output Enable to Q (Figure 3)	3.3 5.0	2.0 2.0	12.5 9.5	1.5 1.5	14.0 10.5	ns
t$_{PZL}$	Propagation Delay, Output Enable to Q (Figure 3)	3.3 5.0	2.0 2.0	12.5 9.5	1.5 1.5	14.0 10.5	ns
t$_{PHZ}$	Propagation Delay, Output Enable to Q (Figure 3)	3.3 5.0	2.0 2.0	13.0 10.0	1.5 1.5	14.5 11.0	ns
t$_{PLZ}$	Propagation Delay, Output Enable to Q (Figure 3)	3.3 5.0	2.0 2.0	13.0 10.0	1.5 1.5	14.5 11.0	ns
C$_{IN}$	Maximum Input Capacitance	5.0	4.5		4.5		pF

		Typical @25°C,V$_{CC}$=5.0 V	
C$_{PD}$	Power Dissipation Capacitance	40	pF

*Voltage Range 3.3 V is 3.3 V ±0.3 V
Voltage Range 5.0 V is 5.0 V ±0.5 V

TIMING REQUIREMENTS(C$_L$=50pF,Input t$_r$=t$_f$=3.0 ns)

Symbol	Parameter	V$_{CC}$* V	Guaranteed Limits		Unit
			25 °C	-40°C to 85°C	
t$_{su}$	Minimum Setup Time, Input D to Latch Enable (Figure 4)	3.3 5.0	5.5 4.0	6.0 4.5	ns
t$_h$	Minimum Hold Time, Latch Enable to Input D (Figure 4)	3.3 5.0	1.5 1.5	1.0 1.0	ns
t$_w$	Minimum Pulse Width, Latch Enable (Figure 2)	3.3 5.0	6.0 4.5	6.5 5.0	ns

*Voltage Range 3.3 V is 3.3 V ±0.3 V
Voltage Range 5.0 V is 5.0 V ±0.5 V

INTEGRAL

Figure 1. Switching Waveforms


Figure 2. Switching Waveforms

Figure 3. Switching Waveforms

Figure 4. Switching Waveforms

EXPANDED LOGIC DIAGRAM

INTEGRAL