

LOW POWER 3V CMOS SRAM 1 MEG (64K x 16-BIT)

ADVANCE INFORMATION IDT71L016

FEATURES:

• 64K x 16 Organization

• Wide Operating Voltage Range: 2.7V to 3.6V

• Speed Grades: 70ns, 100ns

• Low Operating Power: 45mA (max)

Low Standby Power: 5μA (max)

Low-Voltage Data Retention: 1.5V (min)

• Available in a 44-pin TSOP package


DESCRIPTION:

The IDT71L016 is a 1,048,576-bit very low-power Static RAM organized as 64K x 16. It is fabricated using IDT's highreliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for low-power memory needs. It uses a 6-transistor memory cell.

All input and output signals of the IDT71L016 are LVTTLcompatible and operation is from a single extended-range 3.3V supply. This extended supply range makes the device ideally suited for unregulated battery-powered applications. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71L016 is packaged in a JEDEC standard 44-pin TSOP Type II.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3771 drw 01

PIN CONFIGURATIONS



TSOP TOP VIEW

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

 This parameter is guaranteed by device characterization, but not production tested.

PIN DESCRIPTIONS

A0 – A15	Address Inputs	Input
c s	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O ₀ - I/O ₁₅	Data Input/Output	I/O
Vdd	Power	Pwr
Vss	Ground	Gnd

3771 tbl 01

3771 tbl 06

TRUTH TABLE(1)

110111	IADL						
CS	ŌĒ	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	X	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	X	Х	High-Z	High-Z	Outputs Disabled
L	Χ	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

3771 tbl 02

 $1.H = V_{IH}, L = V_{IL}, X = Don't care.$

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l. and Ind'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to VSS	-0.5 to +4.6	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to VSS	-0.5 to VDD+0.5V	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	20	mA

NOTES:

3771 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. Input, Output, and I/O terminals; 4.6V maximum.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	Vss	VDD
Commercial	0°C to +70°C	0V	2.7V to 3.6V
Industrial	-40°C to +85°C	0V	2.7V to 3.6V

3771 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	2.7	3.0	3.6	>
Vss	Ground	0	0	0	٧
ViH	Input High Voltage	2.0	_	VDD+0.3 ⁽¹⁾	٧
VIL	Input Low Voltage	-0.3 ⁽²⁾		0.8	V

NOTE:

3771 tbl 05

- 1. VIH (max.) = VDD + 1.5V for pulse width less than 5ns, once per cycle.
- 2. VIL (min.) = -1.5V for pulse width less than 5ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

VDD = 2.7V to 3.6V, Commercial and Industrial Temperature Ranges

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	VDD = Max., VIN = Vss to VDD	_	1	μΑ
ILO	Output Leakage Current	$VDD = Max., \overline{CS} = VIH, VOUT = VSS to VDD$	_	1	μΑ
Voн	Output High Voltage	IOH = -1 mA, VDD = Min.	2.4	_	V
VoL	Output Low Voltage	IOL = 2mA, VDD = Min.	_	0.4	V

3771 tbl 07

DC ELECTRICAL CHARACTERISTICS(1, 2)

VDD = 2.7 to 3.6V, VLC = 0.2V, VHC = VDD-0.2V, Commercial and Industrial Temperature Ranges

Symbol	Parameter	Test Conditions		Typ. ⁽⁵⁾	Max.	Unit
ICC2	Dynamic Operating Current	CS = VLC, Outputs Open,	-70 ns	_	45	mA
		$VDD = 3.6V, f = fMAX^{(3)}$	-100 ns	_	35	
Icc	Static Operating Current	$\overline{\text{CS}}$ = VLC, Outputs Open, $\overline{\text{WE}}$ = VHC, VDD = 3.6V, f = 0 ⁽⁴⁾	·	_	10	mA
ISB1	Standby Supply Current	CS = VHC, Outputs Open,	-40 to 85°C	_	10	μΑ
		VDD = 3.6V	0 to 70°C	_	5	
			40°C	_	2	
			25°C		1	

NOTES:

3771 tbl 08

- 1. All values are maximum guaranteed values.
- 2. Input low and high voltage levels are 0.2V and VDD-0.2V respectively for all tests.
- 3. fmax = 1/trc (all address inputs are cycling at fmax).
- 4. f = 0 means no address input lines are changing.
- Typical conditions are VDD = 3.0V and specified temperature.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(VLC = 0.2V, VHC = VDD - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	_	1.5	_	_	V
ICCDR	Data Retention Current		_	<1	5	μΑ
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	CS ≥ VHC	0	_	_	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	_	_	ns

NOTES:

3771 tbl 09

- 1. TA = +25°C.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

LOW VDD DATA RETENTION WAVEFORM




AC TEST CONDITIONS

Input Pulse Levels	GND to 2.5V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1

3771 tbl 09

AC TEST LOAD



*Including jig and scope capacitance.


Figure 1. AC Test Load

AC ELECTRICAL CHARACTERISTICS (VDD = 2.7 to 3.6V, All Temperature Ranges)

		71L01	16L70	71L016L100		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle						
trc	Read Cycle Time	70	_	100	_	ns
tAA	Address Access Time	_	70	_	100	ns
tacs	Chip Select Access Time	_	70	_	100	ns
tcLZ ⁽¹⁾	Chip Select Low to Output in Low-Z	10	_	10	_	ns
tcHZ ⁽¹⁾	Chip Select High to Output in High-Z	_	25	_	30	ns
toE	Output Enable Low to Output Valid	_	35	_	50	ns
toLZ ⁽¹⁾	Output Enable Low to Output in Low-Z	5	_	5	_	ns
toHZ ⁽¹⁾	Output Enable High to Output in High-Z	_	25	_	30	ns
toh	Output Hold from Address Change	10	_	15	_	ns
tBE	Byte Enable Low to Output Valid	_	35	_	50	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	5	_	5	_	ns
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	_	25	_	30	ns
Write Cycle	9		•			•
twc	Write Cycle Time	70	_	100	_	ns
tAW	Address Valid to End of Write	65	_	80	_	ns
tcw	Chip Select Low to End of Write	65	_	80	_	ns
tBW	Byte Enable Low to End of Write	65	_	80	_	ns
tAS	Address Set-up Time	0	_	0	_	ns
twr	Address Hold from End of Write	0	_	0	_	ns
twp	Write Pulse Width	55	_	70	_	ns
tDW	Data Valid to End of Write	30	_	40	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	5	_	5	_	ns
twHz ⁽¹⁾	Write Enable Low to Output in High-Z	_	25	_	30	ns

1. This parameter is guaranteed by device characterization, but is not production tested.


TIMING WAVEFORM OF READ CYCLE NO. 1^(1,2,3)



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- Device is continuously selected, \$\overline{CS}\$ is LOW.
 OE, BHE, and BLE are LOW.


TIMING WAVEFORM OF READ CYCLE NO. 2⁽¹⁾



NOTES: 3771 drw 07

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$, $\overline{\text{BHE}}$, or $\overline{\text{BLE}}$ transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1,2,3,5)




NOTES

- 1. WE or (BHE and BLE) or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, two must be greater than or equal to twHz + tbw to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,2,5)




TIMING WAVEFORM OF WRITE CYCLE NO. 3 (BHE, BLE CONTROLLED TIMING)(1,2,5)



NOTES:

- 1. $\overline{\text{WE}}$ or $(\overline{\text{BHE}}$ and $\overline{\text{BLE}})$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 3. \overline{OE} is continuously \overline{HIGH} . If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tbw to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

ORDERING INFORMATION



3771 drw 11