

**HT47C10L** *R-F Type Low Voltage 8-Bit Mask MCU* 

## **Technical Document**

- Tools Information
- FAQs
- <u>Application Note</u>
  - HA0029E Using the Time Base Function in the HT47R20A-1
  - HA0030E Using the RTC in the HT47R20A-1
  - HA0034E Using the Buzzer Function in the HT47R20A-1
  - HA0036E Using the PFD Function in the HT47R20A-1
  - HA0045E Distinguishing between the Different Devices in the HT47 MCU Series

## Features

- Operating voltage: 1.2V~2.2V
- Eight bidirectional I/O lines
- On-chip 32kHz/128kHz built-in RC oscillator (Mask option; 128kHz is selected especially for EL driving)
- Watchdog Timer
- 1K×16 program memory ROM
- 32×8 data memory RAM
- One time base (TB)
- One buzzer output
- One EL output
- One externally adjustable low voltage detector

## **General Description**


The HT47C10L is an 8-bit high performance RISC-like microcontroller. Its single cycle instruction and two-stage pipeline architecture make it suitable for high

- HALT function and wake-up feature reduce power consumption
- One LCD driver with 9×4 segments, 1/4 duty, 1/2 bias
- RC type A/D converter
- Two-level subroutine nesting
- Bit manipulation instruction
- 16-bit table read instruction
- Up to  $122\mu s$  instruction cycle with 32768Hz system clock
- · All instructions in one or two machine cycles
- 63 powerful instructions
- 44-pin QFP package


speed applications. The device is suited for clinical thermometers.



## **Block Diagram**



**Pin Assignment** 





## **Pin Description**

| Pin Name               | I/O        | Function  |
|------------------------|------------|---|
| RES                    | I          | Schmitt trigger reset input. Active low   |
| PA0/BZ<br>PA1/BZ       | I/O<br>I/O | Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA0 and PA1 are pin-shared with the BZ and $\overline{BZ}$ , respectively. Once the PA0 and PA1 are selected as buzzer driving outputs, the output signals come from an internal buzzer clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor |
| PA2/EL1<br>PA3/EL2     | 1/O<br>1/O | Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA2 and PA3 are pin-shared with the EL1 and EL2, respectively. Once the PA2 and PA3 are selected as EL driving outputs, the output signals come from an internal EL clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor                     |
| PA4~PA7                | I/O        | Bidirectional 4-bit input/output port. Each bit can be a wake-up input.<br>Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor   |
| VSS                    | _          | Negative power supply, ground   |
| VCC, C1, C2            |            | For double voltage. VCC=2×VDD<br>VCC: LCD power supply voltage, a capacitor has to be connected between VCC and<br>VSS.<br>C1, C2: Switching pins for VCC, a capacitor has to be connected between C1 and C2  |
| SEG8~SEG0<br>COM3~COM0 | 0          | LCD driver outputs for LCD panel segments and commons.  |
| VDD                    | _          | Positive power supply   |
| LVD                    | В          | Low voltage detector. A resistor has to be connected between VSS and LVD  |
| RCIN                   | Ι          | RC type A/D converter input pin for RC oscillation.   |
| RREF                   | 0          | RC type A/D converter output pin for reference resistor oscillation.  |
| RSEN                   | 0          | RC type A/D converter output pin for sensor resistor oscillation  |
| TEST1<br>TEST2         | I          | TEST mode input pin with pull-high resistor.<br>Let open in normal mode   |
| TRIM1~TRIM6            | I          | TEST mode input pin. Let open in normal mode  |

## Absolute Maximum Ratings

| Supply VoltageV_SS=0.3V to V_SS+2.5V | Storage Temperature50°C to 125°C  |
|--------------------------------------|-----------------------------------|
| Input VoltageV_SS=0.3V to V_DD+0.3V  | Operating Temperature40°C to 85°C |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



## **D.C. Characteristics**

| Sumbal            | Parameter  |                 | Test Conditions   | Min                | T    | Maria              | 11   |
|-------------------|--|-----------------|---|--------------------|------|--------------------|------|
| Symbol            | Parameter  | V <sub>DD</sub> | Conditions  | Min.               | Тур. | Max.               | Unit |
| V <sub>DD</sub>   | Operating Voltage  | _               |   | 1.2                | 1.5  | 2.2                | V    |
| V <sub>CC</sub>   | LCD Voltage  | _               | VCC=2×VDD   | 2.4                | 3    | 4.4                | V    |
| V <sub>LVD</sub>  | Low Voltage Detector Voltage   |                 | — *R <sub>LVD</sub> =30kΩ   |                    | 1.3  | 1.35               | V    |
|                   |  |                 | No load, f <sub>OSC</sub> =128kHz<br>f <sub>SYS</sub> =32kHz, A/D Off,<br>LVD disable                 |                    | 9    | 20                 | μA   |
|                   |  | 4.574           | No load, $f_{OSC}$ =128kHz<br>$f_{SYS}$ =32kHz, A/D On,<br>LVD disable<br>*R=30k $\Omega$ , *C=2200pF |                    | 26   | 50                 | μΑ   |
| I <sub>DD</sub>   | Operating Current  | 1.5V            | No load, f <sub>OSC</sub> =32kHz<br>f <sub>SYS</sub> =32kHz, A/D Off,<br>LVD disable                  |                    | 5    | 10                 | μA   |
|                   |  |                 | No load, $f_{OSC}$ =32kHz<br>$f_{SYS}$ =32kHz, A/D On,<br>LVD disable<br>*R=30k $\Omega$ , *C=2200pF  | _                  | 23   | 40                 | μΑ   |
| I <sub>LVD</sub>  | LVD Current  | 1.5V            | LVD enable  |                    | 50   | 100                | μA   |
| I <sub>STB1</sub> | Standby Current<br>(LVD Disable, LCD Off)                              | 1.5V            | No load, system HALT<br>A/D Off, LVD Off  |                    |      | 1                  | μA   |
| _                 |  | 1.5V            | No load, f <sub>OSC</sub> =128kHz<br>f <sub>SYS</sub> =32kHz, A/D Off,<br>LVD disable                 |                    | 7    | 15                 | μA   |
| I <sub>STB2</sub> | Standby Current (LCD On)   |                 | No load, f <sub>OSC</sub> =32kHz<br>f <sub>SYS</sub> =32kHz, A/D Off,<br>LVD disable                  |                    | 2.5  | 5                  | μA   |
| V <sub>IL1</sub>  | Input Low Voltage for I/O Ports  | _               |   | 0                  | _    | 0.3V <sub>DD</sub> | V    |
| V <sub>IH1</sub>  | Input High Voltage for I/O Ports                                       | _               |   | 0.8V <sub>DD</sub> | _    | V <sub>DD</sub>    | V    |
| V <sub>IL2</sub>  | Input Low Voltage (RES)  | _               |   | 0                  |      | 0.4V <sub>DD</sub> | V    |
| V <sub>IH2</sub>  | Input High Voltage (RES)   | _               |   | 0.9V <sub>DD</sub> |      | V <sub>DD</sub>    | V    |
| I <sub>OL1</sub>  | Sink Current<br>PA0 (BZ), PA1 (BZ), PA2 (EL1),<br>PA3 (EL2), PA4~PA7   | 1.5V            | V <sub>OL</sub> =0.15V  | 0.5                | 0.8  | _                  | mA   |
| I <sub>OH1</sub>  | Source Current<br>PA0 (BZ), PA1 (BZ), PA2 (EL1),<br>PA3 (EL2), PA4~PA7 |                 | V <sub>OH</sub> =1.35V  | -0.3               | -0.6 | _                  | mA   |
| I <sub>OL2</sub>  | Common Output Sink Current   | 1.5V            | V <sub>OL</sub> =0.3V (1/2 bias)  | 50                 | 100  | _                  | μA   |
| I <sub>OH2</sub>  | Common Output Source Current   | 1.5V            | V <sub>OH</sub> =2.7V (1/2 bias)  | -50                | -100 | _                  | μA   |
| I <sub>OL3</sub>  | Segment Output Sink Current  | 1.5V            | V <sub>OL</sub> =0.3V (1/2 bias)  | 50                 | 100  | _                  | μA   |
| I <sub>OH3</sub>  | Segment Output Source Current  | 1.5V            | V <sub>OH</sub> =2.7V(1/2 bias)   | -50                | -100 | _                  | μA   |
| R <sub>PH1</sub>  | Pull-high Resistance of I/O Ports                                      | 1.5V            | V <sub>IL</sub> =0V   | 75                 | 150  | 300                | kΩ   |
| R <sub>PH2</sub>  | Pull-high Resistance of TEST   | 1.5V            | V <sub>IL</sub> =0V   | 75                 | 150  | 300                | kΩ   |

Note: \*R means the resistance of RC type A/D converter

\*C means the capacitance of RC type A/D converter

 $^{\ast}\text{R}_{\text{LVD}}$  value may be different for different lot



## A.C. Characteristics

| Symbol            | Demenneden                       |          | Test Conditions | Min  | <b>T</b> | Mari | L Lucit |
|-------------------|----------------------------------|----------|-----------------|------|----------|------|---------|
|                   | Parameter                        | $V_{DD}$ | Conditions      | Min. | Тур.     | Max. | Unit    |
| f <sub>32K</sub>  | Oscillator Clock (32kHz option)  | 1.5V     |                 | 26   | 32       | 40   | kHz     |
| f <sub>128K</sub> | Oscillator Clock (128kHz option) | 1.5V     |                 | 102  | 128      | 160  | kHz     |
| t <sub>RES</sub>  | External Reset Low Pulse Width   | 1.5V     |                 | 100  | _        | _    | μs      |
| f <sub>AD</sub>   | A/D Converter Frequency          | 1.5V     |                 | _    | _        | 50   | kHz     |



## **Functional Description**

#### **Execution Flow**

The HT47C10L system clock is derived from an about 32kHz built-in RC oscillator. The system clock is internally divided into four non-overlapping clocks (T1, T2, T3 and T4). One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### Program Counter – PC

The 10-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an in-


struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



| Mode                          | Program Counter   |    |    |    |    |    |    |    |    |    |  |
|-------------------------------|-------------------|----|----|----|----|----|----|----|----|----|--|
| Mode                          | *9                | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |  |
| Initial Reset                 | 0                 | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |  |
| Timer/event Counter Interrupt | 0                 | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  |  |
| Time Base Interrupt           | 0                 | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  |  |
| Skip                          | Program Counter+2 |    |    |    |    |    |    |    |    |    |  |
| Loading PCL                   | *9                | *8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |  |
| Jump, Call Branch             | #9                | #8 | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 |  |
| Return from Subroutine        | S9                | S8 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |  |

#### **Program Counter**

Note: \*9~\*0: Program counter bits S9~S0: Stack register bits

#9~#0: Instruction code bits

@7~@0: PCL bits



#### **Program Memory – ROM**

The program memory is used to store the program instructions, which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $1024 \times 16$  bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Location 004H


This area is reserved for the timer/event counter interrupt service program. If timer interrupt results from a timer/event counter A or B overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the time base interrupt service program. If a time base interrupt occurs, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the higher-order byte of the table word are transferred to the TBLH. The table higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (interrupt service routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main rou-



#### Program Memory

tine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack Register - STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into two levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow al-

| Instruction(s) |    | Table Location |    |    |    |    |    |    |    |    |  |  |
|----------------|----|----------------|----|----|----|----|----|----|----|----|--|--|
| instruction(s) | *9 | *8             | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |  |  |
| TABRDC [m]     | P9 | P8             | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |  |  |
| TABRDL [m]     | 1  | 1              | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |  |  |

#### **Table Location**

Note: \*9~\*0: Bits of table location

@7~@0: Bits of table pointer

P9~P8: Bits of current program counter

HOLTEK

lowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent two return addresses is stored).

#### Data Memory – RAM

The data memory is designed with 54×8 bits. The data memory is divided into two functional groups: special function registers and general-purpose data memory (32×8). Most are read/write, but some are read only.

| 1          |                                | N                              |
|------------|--------------------------------|--------------------------------|
| 00H        | Indirect Addressing Register 0 |                                |
| 01H        | MP 0                           |                                |
| 02H        | Indirect Addressing Register 1 |                                |
| 03H        | MP1                            |                                |
| 04H        | BP                             |                                |
| 05H        | ACC                            |                                |
| 06H        | PCL                            |                                |
| 07H        | TBLP                           |                                |
| 08H        | TBLH                           |                                |
| 09H        | TBC                            |                                |
| 0AH        | STATUS                         |                                |
| 0BH        | INTC                           |                                |
| 0CH        |                                |                                |
| 0DH        |                                |                                |
| 0EH        |                                |                                |
| 0FH        |                                | Special Purpose<br>Data Memory |
| 10H        |                                |                                |
| 11H        |                                |                                |
| 12H        | PA                             |                                |
| 13H        | PAC                            |                                |
| 14H        |                                |                                |
| 15H        |                                |                                |
| 16H        |                                |                                |
| 17H        |                                |                                |
| 18H        |                                |                                |
| 19H        |                                |                                |
| 1AH        |                                |                                |
| 1BH        |                                |                                |
| 1CH        |                                |                                |
| 1DH        |                                |                                |
| 1EH        |                                |                                |
| 1FH        |                                |                                |
| 20H        | TMRAH                          | : Unused                       |
| 21H        | TMRAL                          |                                |
| 22H        | TMRC                           | Read as "00"                   |
| 23H        | TMRBH                          |                                |
| 24H        | TMRBL                          |                                |
| 25H        | ADCR                           |                                |
| 26H        | OPT1                           |                                |
| 27H        | OPT2                           |                                |
| 28H        |                                |                                |
| 5FH<br>60H | General-Purpose                |                                |
|            | Data Memory                    |                                |
| 7FH        | (32 Bytes)                     |                                |
|            | BAM Monning (Bonl              | < 0)                           |

**RAM Mapping (Bank 0)** 

The special function registers include the indirect addressing register 0 (00H), the memory pointer register 0 (MP0; 01H), the indirect addressing register 1 (02H), the memory pointer register 1 (MP1;03H), the bank pointer (BP;04H), the accumulator (ACC;05H), the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the time base control register (TBC;09H), the status register (STATUS;0AH), the interrupt control register 0 (INTC;0BH), the I/O registers (PA;12H), I/O port control register (PAC;13H), the timer/event counter A higher-order byte register (TMRAH; 20H), the timer/event counter A lower-order byte register (TMRAL; 21H), the timer/event counter control register (TMRC; 22H), the timer/event counter B higher-order byte register (TMRBH; 23H), the timer/event counter B lower-order byte register (TMRBL; 24H), the RC oscillator type A/D converter control register (ADCR; 25H) and the option register (OPT1; 26H, OPT2; 27H).

The remaining space before the 60H are reserved for future expanded usage and reading these location will return the result 00H. The general-purpose data memory, addressed from 60H to 7FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instruction, respectively. They are also indirectly accessible through memory pointer registers (MP0;01H, MP1;03H).

#### Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers are not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

MP0 only can be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



#### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but can change the status register.

#### Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by the watchdog timer overflow, system power-up, clearing the watchdog timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupts

The HT47C10L provides an internal timer/event counter interrupt and an internal time base interrupt. The interrupt control register (INTC;0BH) contains the interrupt control bits to set the enable/disable and interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval, but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of INTC allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified locations in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents must be saved first.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 4 of INTC), caused by a timer A or timer B overflow. When the interrupt is enabled, and the stack is not full and the TF bit is set, a subroutine call to location 04H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

| Bit No. | Label | Function  |
|---------|-------|---|
| 0       | С     | C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction. |
| 1       | AC    | AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.  |
| 2       | Z     | Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.   |
| 3       | OV    | OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.   |
| 4       | PDF   | PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.  |
| 5       | то    | TO is cleared by a system power-up or executing the "CLR WDT" or" HALT" instruction. TO is set by a WDT time-out.   |
| 6       |       | Unused bit, read as "0"   |
| 7       | _     | Unused bit, read as "0"   |

### STATUS (0AH) Register



| Bit No. | Label  | Function   |  |  |  |
|---------|--|--|--|--|--|
| 0       | EMI  | Control the master or global interrupt (1=enabled; 0=disabled)       |  |  |  |
| 1       | ETI  | Control the timer/event counter interrupt (1=enabled; 0=disabled)    |  |  |  |
| 2       | ETBI Control the time base interrupt (1=enabled; 0=disabled) |  |  |  |  |
| 3       |  | — Unused bit, read as "0"  |  |  |  |
| 4       | TF   | TF Timer/event counter interrupt request flag (1=active; 0=inactive) |  |  |  |
| 5       | TBF  | Time base interrupt request flag (1=active; 0=inactive)              |  |  |  |
| 6       | 6 — Unused bit, read as "0"                                  |  |  |  |  |
| 7       | — Unused bit, read as "0"                                    |  |  |  |  |

## INTC (0BH) Register

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC), caused by a regular time base signal. When the interrupt is enabled, and the stack is not full and the TBF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TBF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

| No. | Interrupt Source              | Priority | Vector |
|-----|-------------------------------|----------|--------|
| а   | Timer/event counter interrupt | 1        | 04H    |
| b   | Time base interrupt           | 2        | 08H    |

#### **Oscillator Configuration**

The HT47C10L provides one built-in RC oscillator which frequency ( $f_{OSC}$ ) is 32kHz or 128kHz decided by mask option. However, the CPU system clock ( $f_{SYS}$ ) is always 32kHz. The HALT mode may stop the oscillator decided by software option. User should select 128kHz mask option for EL driving mode.

#### Watchdog Timer - WDT

The clock source of the WDT ( $f_S$ ) is  $f_{SYS}$ . The timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog timer can be disabled by software option. If the Watchdog timer is disabled, all the executions related to the WDT result in no operation.


The "HALT" instruction is executed, WDT still counts if  $f_{\mbox{OSC}}$  is on and can wake-up from HALT mode due to the WDT time-out.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" only the Program Counter and SP are reset to zero. To clear the contents of WDT, three methods are adopted, external reset (a low level to  $\overline{\text{RES}}$ ), software instruction, or a "HALT" instruction. The software instruction is "CLR WDT". Any execution of the "CLR WDT" instruction will clear the WDT. The WDT may reset the chip because of the time-out.

The WDT time-out period ranges from  $f_S/2^{15} {\sim} f_S/2^{16}.$  The "CLR WDT" instruction only clear the last two-stage of the WDT.

#### **Multi-function Timer**

The HT47C10L provides a multi-function timer for the WDT and time base but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from  $f_{SYS}$ . The multi-function timer also provides a fixed frequency signal ( $f_S/8$ ) for the LCD driver circuits, and buzzer output.





### Time Base – TB

The time base is used to supply a regular internal interrupt. Its time-out period ranges from  $f_{\rm S}/2^8$  to  $f_{\rm S}/2^{15}$  by software programming. Writing data to RT2, RT1 and RT0 (bits 2, 1, 0 of TBC;09H) yields various time-out periods. If a time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 08H occurs. When the "HALT" instruction is executed, the time base still works and can wake-up from HALT mode if  $f_{\rm OSC}$  is on. If the TBF is set 1 before entering the HALT mode, the wake-up function will be disabled.

| RT2 | RT1 | RT0 | Time Base<br>Divided Factor |
|-----|-----|-----|-----------------------------|
| 0   | 0   | 0   | 2 <sup>8</sup>              |
| 0   | 0   | 1   | 2 <sup>9</sup>              |
| 0   | 1   | 0   | 2 <sup>10</sup>             |
| 0   | 1   | 1   | 2 <sup>11</sup>             |
| 1   | 0   | 0   | 2 <sup>12</sup>             |
| 1   | 0   | 1   | 2 <sup>13</sup>             |
| 1   | 1   | 0   | 2 <sup>14</sup>             |
| 1   | 1   | 1   | 2 <sup>15</sup>             |

### Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The  $f_{\rm OSC}$  and  $f_{\rm SYS}$  will still work or stop depend on STANDBY option (Option register bit 5), but T1 will turn off.
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT will be cleared and recount again.
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.
- LCD driver can be off or on depend on STANDBY option (Option register bit 5)
- The time base will stop or run depends on STANDBY option (Option register bit 5).

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode the wake-up function of the related interrupt will be disabled.

If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT mode.

#### Reset

There are three ways in which a reset may occur.

- RES reset during normal operation
- RES reset during HALT mode
- WDT time-out reset during normal operation

The WDT time-out during HALT mode is different from other chip reset conditions, since it can perform a warm reset that just resets the Program Counter and SP leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".


| то | PDF | RESET Conditions  |  |
|----|-----|---|--|
| 0  | 0   | System power-up   |  |
| u  | u   | RES reset or LVR reset during normal operation                    |  |
| 0  | 1   | $\overline{\text{RES}}$ reset or LVR reset wake-up from HALT mode |  |
| 1  | u   | WDT time-out during normal operation                              |  |
| 1  | 1   | WDT wake-up from HALT mode  |  |

Note: "u" means "unchanged"

The chip-reset status of the functional units are shown below.

| Program Counter     | 000H                                      |  |
|---------------------|---|--|
| Interrupt           | Disabled                                  |  |
| Prescaler, Divider  | Cleared                                   |  |
| WDT, Time Base      | Clear. After master reset, begin counting |  |
| Timer/event Counter | Off                                       |  |
| Input/output Ports  | Input mode                                |  |
| Stack Pointer       | Points to the top of the stack            |  |





| Register           | Reset<br>(Power On) | WDT time-out<br>(Normal Operation) | RES reset<br>(Normal Operation) | RES reset<br>(HALT) | WDT time-out<br>(HALT) |
|--------------------|---------------------|------------------------------------|---------------------------------|---------------------|------------------------|
| TMRAH              | XXXX XXXX           | XXXX XXXX                          | XXXX XXXX                       | XXXX XXXX           | սսսս սսսս              |
| TMRAL              | XXXX XXXX           | XXXX XXXX                          | XXXX XXXX                       | XXXX XXXX           | սսսս սսսս              |
| TMRC               | -000 1              | -000 1                             | -000 1                          | -000 1              | -uuu u                 |
| TMRBH              | XXXX XXXX           | XXXX XXXX                          | XXXX XXXX                       | XXXX XXXX           | սսսս սսսս              |
| TMRBL              | XXXX XXXX           | XXXX XXXX                          | XXXX XXXX                       | XXXX XXXX           | սսսս սսսս              |
| ADCR               | x 0000              | x 0000                             | x 0000                          | x 0000              | u uuuu                 |
| Program<br>Counter | 000H                | 000H                               | 000H                            | 000H                | 000H*                  |
| MP0                | XXXX XXXX           | นนนน นนนน                          | นนนน นนนน                       | นนนน นนนน           | սսսս սսսս              |
| MP1                | XXXX XXXX           | นนนน นนนน                          | นนนน นนนน                       | սսսս սսսս           | นนนน นนนน              |
| ACC                | XXXX XXXX           | սսսս սսսս                          | սսսս սսսս                       | սսսս սսսս           | սսսս սսսս              |
| TBLP               | XXXX XXXX           | սսսս սսսս                          | սսս սսսս                        | սսսս սսսս           | սսսս սսսս              |
| TBLH               | XXXX XXXX           | นนนน นนนน                          | սսսս սսսս                       | սսսս սսսս           | սսսս սսսս              |
| STATUS             | 00 xxxx             | 1u uuuu                            | นน นนนน                         | 01 uuuu             | 11 uuuu                |
| INTC               | 00 -000             | 00 -000                            | 00 -000                         | 00 -000             | uu -uuu                |
| TBC                | 111                 | 111                                | 111                             | 111                 | uuu                    |
| PA                 | 1111 1111           | 1111 1111                          | 1111 1111                       | 1111 1111           | սսսս սսսս              |
| PAC                | 1111 1111           | 1111 1111                          | 1111 1111                       | 1111 1111           | սսսս սսսս              |
| OPT1               | 00 0010             | 00 0010                            | 00 0010                         | 00 0010             | սսսս սսսս              |
| OPT2               | 0000 0000           | 0000 0000                          | 0000 0000                       | 0000 0000           | սսսս սսսս              |

The states of the registers are summarized in the following table:

Note: "\*" refers to "warm reset"

"u" means "unchanged"

"x" means "unknown"



### **Timer/Event Counter**

One 16-bit timer/event counter or RC type A/D converter is implemented in the HT47C10L. The ADC/TM bit (bit 1 of ADCR register) decides whether timer A and timer B are composed of one 16-bit timer/event counter or timer A and timer B are composed of RC type A/D converter.

The TMRAL, TMRAH, TMRBL, TMRBH composed of one 16-bit timer/event counter, when ADC/ $\overline{\text{TM}}$  bit is "0". The TMRBL and TMRBH are timer/event counter preload registers for lower-order byte and higher-order byte respectively.

The timer/event counter clock source comes from system clock ( $f_{SYS}$ ) or external source (A/D clock from pad:RCIN). The external clock input allows the user to count external events, count external RC type A/D clock, measure time intervals or pulse widths, or generate an accurate time base.


There are six registers related to the timer/event counter operating mode. TMRAH ([20H]), TMRAL ([21H]), TMRC ([22H]), TMRBH ([23H]), TMRBL ([24H]) and ADCR ([25H]). Writing to TMRBL only writes the data into a low byte buffer, and writing to TMRBH will write the data and the contents of the low byte buffer into the time/event counter preload register (16-bit) simultaneously. The timer/event counter preload register is changed by writing to TMRBH operations and writing to TMRBL will keep the timer/event counter preload register unchanged.

Reading TMRAH will also latch the TMRAL into the low byte buffer to avoid the false timing problem. Reading TMRAL returns the contents of the low byte buffer. In other words, the low byte of the timer/event counter can not be read directly. It must read the TMRAH first to make the low byte contents of timer/event counter be latched into the buffer. The TMRC is the timer/event counter control register, which defines the timer/event counter options. The timer/event counter control register define the operating mode, counting enable or disable and active edge. Writing to timer B location puts the starting value in the timer/event counter preload register, while reading timer A yields the contents of the timer/event counter. Timer B is timer/event counter preload register.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source (A/D clock) comes from an external (RCIN) pin. The timer mode functions as a normal timer with the clock source coming from the internal clock source ( $f_{SYS}$ ). Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (A/D clock from pad:RCIN). The counting is based on the system clock ( $f_{SYS}$ ).

In the event count, A/D clock or internal timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter (TMRAH and TMRAL) to FFFFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register (TMRBH and TMRBL) and generates the corresponding interrupt request flag (TF; bit 4 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the RCIN has received a transient from low to high (or high to low if the TE bit is 0) it will start counting until the A/D Clock returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON,



**Timer/Event Counter** 



the cycle measurement will function again as long as it receives further transient pulse. Note that in this operation mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflow, the counter is reloaded from the timer/event counter preload register and issues interrupt request just like the other two modes.

To enable the counting operation, the timer on bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will automatically be cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions.

In the case of timer/event counter Off condition, writing

data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter turns On, data written to the timer/event counter preload register is kept only in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs.

When the timer/event counter (reading TMRAH) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration.

It is strongly recommended to load first the desired value into TMRBL, TMRBH, TMRAL, and TMRAH registers then turn on the related timer/event counter for proper operation. Because the initial value of TMRBL, TMRBH, TMRAL and TMRAH are unknown.

| Bit No. | Label      | Function  |  |
|---------|------------|---|--|
| 0~2     |            | Unused bit, read as "0"   |  |
| 3       | TE         | To define the TMR active edge of timer/event counter<br>(0= active on low to high; 1= active on high to low)  |  |
| 4       | TON        | To enable/disable timer counting (0= disabled; 1= enabled)  |  |
| 5<br>6  | TM0<br>TM1 | To define the operating mode (TM1, TM0)<br>10= Timer mode (Internal clock: $f_{SYS}$ )<br>01= Event counter mode (External clock: A/D clock from pad RCIN)<br>11= Pulse width measurement mode (RCIN, $f_{SYS}$ )<br>00= Unused |  |
| 7       |            | Unused bit, read as "0"   |  |

#### TMRC (22H) Register

| Example for Tin | ner/event counter | mode ( | (disable | interrupt): |
|-----------------|-------------------|--------|----------|-------------|
|-----------------|-------------------|--------|----------|-------------|

| clr tmrc                 |   |
|--------------------------|---|
| clr adcr.1               | ; set timer mode  |
| clr intc.4               | ; clear timer/event counter interrupt request flag              |
| mov a, low (65536-1000)  | ; give timer initial value                                      |
| mov tmrbl, a             | ; count 1000 time and then overflow                             |
| mov a, high (65536-1000) |   |
| mov tmrbh, a             |   |
|                          |   |
| mov a, 01010000b         | ; timer clock source= $f_{\mbox{\scriptsize SYS}}$ and timer on |
| mov tmrc, a              |   |
|                          |   |
| p10:                     |   |
| clr wdt                  |   |
| snz intc.4               | ; polling timer/event counter interrupt request flag            |
| jmp p10                  |   |
| clr intc.4               | ; clear timer/event counter interrupt request flag              |
|                          | ; program continue  |
|                          |   |



## RC Type A/D Converter

RC type A/D converter is implemented in the HT47C10L. The A/D converter contains two 16-bit programmable count-up counters and the timer A clock source comes from the system clock ( $f_{SYS}$ =32kHz). The timer B clock source comes from the external RC oscillator. The TMRAL, TMRAH, TMRBL, TMRBH are composed of the A/D converter when ADC/TM bit (bit 1 of ADCR register) is "1".

The A/D converter timer B clock source may come from RREF~RCIN oscillation, RSEN~RCIN oscillation or RCIN external clock input. The timer A clock source is the system clock by setting (TM1, TM0=1, 0).

There are six registers related to the A/D converter, i.e., TMRAH, TMRAL, TMRC, TMRBH, TMRBL and ADCR. The internal timer clock is input to TMRAH and TMRAL, the A/D clock is input to TMRBH and TMRBL. The OVB/OVA bit (bit 0 of ADCR register) decides whether timer A overflows or timer B overflows, then the TF bit is set and timer interrupt occurs. When the A/D converter mode timer A or timer B overflows, the TON bit is reset and stop counting. Writing TMRAH/TMRBH makes the starting value be placed in the timer A/timer B and reading TMRAH/TMRBH gets the contents of the timer A/timer B. Writing TMRAL/TMRBL only writes the data into a low byte buffer, and writing TMRAH/TMRBH will write the data and the contents of the low byte buffer into the timer A/timer B (16-bit) simultaneously. The timer A/timer B is changed by writing TMRAH/TMRBH operations and writing TMRAL/TMRBL will keep timer A/timer B unchanged.


Reading TMRAH/TMRBH will also latch the TMRAL/TMRBL into the low byte buffer to avoid the false timing problem. Reading TMRAL/TMRBL returns the contents of the low byte buffer. In other word, the low byte of timer A/timer B can not be read directly. It must read the TMRAH/TMRBH first to make the low byte contents of timer A/timer B be latched into the buffer.

The bit2 of ADCR decides which resistor and capacitor compose an oscillation circuit and input to TMRBH and TMRBL.

The TM0 and TM1 bits of TMRC define the clock source of timer A. It is suggested that the clock source of timer A use the system clock.

The TON bit (bit 4 of TMRC) is set "1" the timer A and timer B will start counting until timer A or timer B overflows, the timer/event counter generates the interrupt request flag (TF; bit 4 of INTC) and the timer A and timer B stop counting and reset the TON bit to "0" at the same time.

If the TON bit is "1", the TMRAH, TMRAL, TMRBH and TMRBL cannot be read or written to. Only when the timer/event counter is off and when the instruction "MOV" is used could those four registers be read or written to.



**RC Type A/D Converter** 



| Bit No. | Label   | Function  |
|---------|---------|---|
| 0       | OVB/OVA | In the RC type A/D converter mode, this bit is used to define the timer/event counter inter-<br>rupt which comes from timer A overflow or timer B overflow.<br>(0= timer A overflow; 1= timer B overflow)<br>In the timer/event counter mode, this bit is void. |
| 1       | ADC/TM  | To define 16-bit timer/event counter or RC type A/D converter is enable.<br>(0= timer/event counter enable; 1= A/D converter is enable)   |
| 2       | MODE    | To define the A/D converter operating mode<br>0= RREF~CREF oscillation (reference resistor and reference capacitor)<br>1= RSEN~CREF oscillation (resistor sensor and reference capacitor)   |
| 3       | BON     | Low voltage detector disable/enable (0=disable; 1=enable)   |
| 4       | BLF     | Low voltage flag (0=battery power good; 1=battery low)  |
| 5~7     |         | Unused bit, read as "0"   |

## ADCR (25H) Register

| Example for NC type AD converter fild |   |
|---------------------------------------|---|
| clr tmrc                              |   |
| clr adcr.1                            | ; set timer mode  |
| clr intc.4                            | ; clear timers/event counter interrupt request flag     |
| mov a, low (65536-1000)               | ; give timer A initial value                            |
| mov tmrbl, a                          | ; count 1000 time and then overflow                     |
| mov a, high (65536-1000)              |   |
| mov tmrbh, a                          |   |
|                                       |   |
| mov a, 00000010b                      | ; RREF~CREF; set RC type ADC mode; set Timer A overflow |
| mov adcr, a                           |   |
| mov a, 00h                            | ; give timer B initial value                            |
| mov tmrbl, a                          |   |
| mov a, 00h                            |   |
| mov tmrbh, a                          |   |
|                                       |   |
| mov a, 01010000b                      | ; timer A clock source=f <sub>SYS</sub> and timer on    |
| mov tmrc, a                           |   |
|                                       |   |
| p10:                                  |   |
| clr wdt                               |   |
| snz intc.4                            | ; polling timer/event counter interrupt request flag    |
| jmp p10                               |   |
|                                       |   |
| clr intc.4                            | ; clear timer/event counter interrupt request flag      |
|                                       | ; program continue                                      |
|                                       |   |

Example for RC type AD converter mode (Timer A overflow):



| Example for RC type AD converter mo | de (Timer B overflow):                                  |
|-------------------------------------|---|
| clr tmrc                            |   |
| clr adcr.1                          | ; set timer mode  |
| clr intc.4                          | ; clear timer/event counter interrupt request flag      |
| mov a, 00h                          | ; give timer A initial value                            |
| mov tmrbl, a                        |   |
| mov a, 00h                          |   |
| mov tmrbh, a                        |   |
|                                     |   |
| mov a, 00000011b                    | ; RREF~CREF; set RC type ADC mode; set Timer B overflow |
| mov adcr,a                          |   |
|                                     |   |
| mov a, low (65536-1000)             | ; give timer B initial value                            |
| mov tmrbl, a                        | ; count 1000 time and then overflow                     |
| mov a, high (65536-1000)            |   |
| mov tmrbh, a                        |   |
| 004400001                           |   |
| mov a, 00110000b                    | ; timer A clock source= $f_{SYS}$ and timer on          |
| mov tmrc, a                         |   |
| p10:                                |   |
| clr wdt                             |   |
| snz intc.4                          | ; polling timer/event counter interrupt request flag    |
| jmp p10                             | , poining time/revent counter interrupt request hag     |
| յութեւն                             |   |
| clr intc.4                          | ; clear timer/event counter interrupt request flag      |
|                                     | ; program continue                                      |
|                                     | , program continuo                                      |

### Input/Output Ports

There is 8-bit bidirectional input/output port in the microcontroller, labeled PA which is mapped to the data memory of [12H]. All of these I/O lines can be used as input and output operations. For the input operation, these lines are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]" (m=12H). For output operation, all the data is latched and remain unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with pull-high resistor structures can be reconfigured dynamically (i.e., on-the fly) under software control. To function as an input, the corresponding latch of the control register has to be set as "1". The pull-high resistor will be exhibited automatically. The input sources also depend on the control register. If the control register bit is "1", the input will read the pad state ("mov" and readmodify-write instructions). If the control register bit is "0", the contents of the latches will move to internal data bus ("mov" and read-modify-write instructions). The input paths (pad state or latches) of read-modify-write instructions are dependent on the control register bits. For output function, CMOS is the only configuration. This control register is mapped to locations 13H.

After chip reset, these input/output lines stay at high levels (pull-high). Each bit of these input/output latches can be set or cleared by "SET [m].i" (m=12H) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CPLA [m]", read the entire port states into the CPU, execute the de-

fined operations (bit-operation), and then write the results back to the latches or to the accumulator.

Each bit of the port A has the capability of waking-up the device.

The PA0 and PA1 are pin-shared with BZ and  $\overline{BZ}$ , respectively. If the BZ mode is selected, the output signal in output mode of PA0 (or PA1) will be BZ (or  $\overline{BZ}$ ) signal. The input mode always remains its original functions. The 4kHz buzzer output signals (in output mode) are controlled by the PA0 and PA1 data registers. The truth table of PA0/BZ and PA1/ $\overline{BZ}$  are listed below.


| PA1<br>Data Register | PA0<br>Data Register | PA1, PA0<br>Pad Function |  |
|----------------------|----------------------|--------------------------|--|
| 0 (CLR PA.1)         | 0 (CLR PA.0)         | PA0=BZ, PA1=BZ           |  |
| 1 (SET PA.1)         | 0 (CLR PA.0)         | PA0=BZ, PA1=0            |  |
| Х                    | 1 (SET PA.0)         | PA0=0, PA1=0             |  |

**OPTION Register: BZ Mode Enable** 

The PA2 and PA3 are pin-shared with EL1 and EL2 signals, respectively. If the EL mode is selected, the output signal in output mode of PA2 (or PA3) will be the EL1 (or EL2) signal. The input mode always remains its original functions. The EL output signals (in output mode) are controlled by the PA2 data register only. The truth table of PA2/EL1 and PA3/EL2 are listed below.


| PA3<br>Data Register | PA2<br>Data Register | PA3, PA2<br>Pad Function |
|----------------------|----------------------|--------------------------|
| 0 or 1               | 0 (CLR PA.2)         | PA2=EL1, PA3=EL2         |
| 0 or 1               | 1 (SET PA.2)         | PA2=0, PA3=1             |

OPTION Register: EL Mode Enable



Note: BZ mode and EL mode functions are not shown in this diagram








#### LCD Display Memory

The HT47C10L provides an area of embedded data memory for LCD display. The LCD display memory is designed into 9×4 bits. This area is located from 40H to 48H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the data memory) is the switch between the general data memory and the LCD display memory. When the BP is set "1" any data written into 40H~48H will effect the LCD display (indirect addressing mode using MP1). When the BP is cleared "0", any data written into

40H~48H has to access the general-purpose data memory. The LCD display memory can be read and written only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display On or Off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively.

The figure illustrates the mapping between the display memory and LCD pattern for the HT47C10L.






### LCD Driver Output

The output number of the HT47C10L LCD driver is  $9\times4$  (1/4 duty). The bias type LCD driver is "C" type (1/2 bias). A capacitor has to be connected between C1 and C2.

LCD driver on/off at HALT depends on STANDBY option (Option register bit 5)

#### Low Voltage Detect – LVD


The HT47C10L provides a low voltage detector for battery system application. If the LVD is on and the battery voltage is lower than the specified value, the low voltage flag (BLF; bit 4 of ADCR register) is set. The specified value may be set as  $1.3V\pm0.05V$  by changing suitable external R<sub>LVD</sub> for a same lot. The low voltage detector circuit can be turn On or Off by writing a "1" or a "0" to BON (bit 3 of ADCR register). The BLF is invalid when the BON is cleared as "0".



Note: "VCC" is  $\cong 2V_{DD}$  at normal operation mode. "VCC\*" is  $\cong V_{DD}$ -0.2V with LCD off or reset.

Rev. 1.90

Set BON=0 after checking the voltage to prevent from DC current consumption of LVD.





## **Option Register**

The following shows many kinds of mask options in the HT47C10L. All these options should be defined in order to ensure proper system functioning.


| Bit No. | Label               | Function   | Reset State |
|---------|---------------------|--|-------------|
| 0       | WDTEN               | WDT enable or disable selection (0: enable; 1: disable)  | 0           |
| 1<br>2  | BZFREQ0,<br>BZFREQ1 | Buzzer output frequency selection<br>BZFREQ1~BZFREQ0<br>00: $f_{SYS}/2^2$<br>01: $f_{SYS}/2^3$<br>10: $f_{SYS}/2^4$<br>11: $f_{SYS}/2^5$ | 01          |
| 3       | BZMODE              | To define the PA0 and PA1 output function<br>0=Normal output<br>1=Buzzer output. PA0 is BZ output, PA1 is BZ output.                     | 0           |
| 4       | ELMODE              | To define the PA2 and PA3 output function<br>0=Normal output<br>1=EL output. PA2 is EL1 output, PA3 is EL2 output.                       | 0           |
| 5       | STANDBY             | Oscillator/LCD are on or off when CPU HALT<br>0=Oscillator/LCD is off at HALT<br>1=Oscillator/LCD is on at HALT                          | 0           |
| 6~7     | _                   | Unused bit, read as "0"  | 00          |

## OPT1 (26H) Register

| Bit No. | Label | Function   | Reset State |
|---------|-------|--|-------------|
| 0~7     | PH    | PA0~PA7 pull-high option in input mode (0: enable; 1: disable) | 00H         |

OPT2 (27H) Register

## **Application Circuits**





# Instruction Set Summary

| Mnemonic  | Description  | Instruction<br>Cycle  | Flag<br>Affected   |
|---|--|---|--|
| Arithmetic  |  |   |  |
| ADD A,[m]<br>ADDM A,[m]<br>ADD A,x<br>ADC A,[m]<br>ADCM A,[m]<br>SUB A,x<br>SUB A,[m]<br>SUBM A,[m]<br>SBC A,[m]<br>SBCM A,[m]<br>DAA [m] | Add data memory to ACC<br>Add ACC to data memory<br>Add immediate data to ACC<br>Add data memory to ACC with carry<br>Add ACC to data memory with carry<br>Subtract immediate data from ACC<br>Subtract data memory from ACC<br>Subtract data memory from ACC with result in data memory<br>Subtract data memory from ACC with carry<br>Subtract data memory from ACC with carry<br>Subtract data memory from ACC with carry<br>Subtract data memory from ACC with carry and result in data memory<br>Decimal adjust ACC for addition with result in data memory | $ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ \end{array} $ | Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>Z,C,AC,OV<br>C |
| Logic Operati   | on   |   |  |
| AND A,[m]<br>OR A,[m]<br>XOR A,[m]<br>ANDM A,[m]<br>ORM A,[m]<br>XORM A,[m]<br>AND A,x<br>OR A,x<br>XOR A,x<br>CPL [m]<br>CPLA [m]        | AND data memory to ACC<br>OR data memory to ACC<br>Exclusive-OR data memory to ACC<br>AND ACC to data memory<br>OR ACC to data memory<br>Exclusive-OR ACC to data memory<br>AND immediate data to ACC<br>OR immediate data to ACC<br>Exclusive-OR immediate data to ACC<br>Complement data memory<br>Complement data memory with result in ACC   | 1<br>1<br>1 <sup>(1)</sup><br>1 <sup>(1)</sup><br>1<br>1<br>1<br>1<br>1<br>1                                      | Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z  |
| Increment & D   |  |   |  |
| INCA [m]<br>INC [m]<br>DECA [m]<br>DEC [m]  | Increment data memory with result in ACC<br>Increment data memory<br>Decrement data memory with result in ACC<br>Decrement data memory   | 1<br>1 <sup>(1)</sup><br>1<br>1 <sup>(1)</sup>  | Z<br>Z<br>Z<br>Z   |
| Rotate  |  |   |  |
| RRA [m]<br>RR [m]<br>RRCA [m]<br>RRC [m]<br>RLA [m]<br>RLCA [m]<br>RLCC [m]   | Rotate data memory right with result in ACC<br>Rotate data memory right<br>Rotate data memory right through carry with result in ACC<br>Rotate data memory right through carry<br>Rotate data memory left with result in ACC<br>Rotate data memory left<br>Rotate data memory left<br>Rotate data memory left through carry with result in ACC<br>Rotate data memory left through carry  | $ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $                    | None<br>C<br>C<br>None<br>None<br>C<br>C   |
| Data Move   |  |   |  |
| MOV A,[m]<br>MOV [m],A<br>MOV A,x   | Move data memory to ACC<br>Move ACC to data memory<br>Move immediate data to ACC   | 1<br>1 <sup>(1)</sup><br>1  | None<br>None<br>None   |
| Bit Operation   | I  | (4)   |  |
| CLR [m].i<br>SET [m].i  | Clear bit of data memory<br>Set bit of data memory   | 1 <sup>(1)</sup><br>1 <sup>(1)</sup>  | None<br>None   |



| Mnemonic      | Description  | Instruction<br>Cycle | Flag<br>Affected                      |
|---------------|--|----------------------|---------------------------------------|
| Branch        |  |                      |                                       |
| JMP addr      | Jump unconditionally                                     | 2                    | None                                  |
| SZ [m]        | Skip if data memory is zero                              | 1 <sup>(2)</sup>     | None                                  |
| SZA [m]       | Skip if data memory is zero with data movement to ACC    | 1 <sup>(2)</sup>     | None                                  |
| SZ [m].i      | Skip if bit i of data memory is zero                     | 1 <sup>(2)</sup>     | None                                  |
| SNZ [m].i     | Skip if bit i of data memory is not zero                 | 1 <sup>(2)</sup>     | None                                  |
| SIZ [m]       | Skip if increment data memory is zero                    | 1 <sup>(3)</sup>     | None                                  |
| SDZ [m]       | Skip if decrement data memory is zero                    | 1 <sup>(3)</sup>     | None                                  |
| SIZA [m]      | Skip if increment data memory is zero with result in ACC | 1 <sup>(2)</sup>     | None                                  |
| SDZA [m]      | Skip if decrement data memory is zero with result in ACC | 1 <sup>(2)</sup>     | None                                  |
| CALL addr     | Subroutine call  | 2                    | None                                  |
| RET           | Return from subroutine                                   | 2                    | None                                  |
| RET A,x       | Return from subroutine and load immediate data to ACC    | 2                    | None                                  |
| RETI          | Return from interrupt                                    | 2                    | None                                  |
| Table Read    |  |                      |                                       |
| TABRDC [m]    | Read ROM code (current page) to data memory and TBLH     | 2 <sup>(1)</sup>     | None                                  |
| TABRDL [m]    | Read ROM code (last page) to data memory and TBLH        | 2 <sup>(1)</sup>     | None                                  |
| Miscellaneous | 5  |                      |                                       |
| NOP           | No operation   | 1                    | None                                  |
| CLR [m]       | Clear data memory  | 1 <sup>(1)</sup>     | None                                  |
| SET [m]       | Set data memory  | 1 <sup>(1)</sup>     | None                                  |
| CLR WDT       | Clear Watchdog Timer                                     | 1                    | TO,PDF                                |
| CLR WDT1      | Pre-clear Watchdog Timer                                 | 1                    | TO <sup>(4)</sup> ,PDF <sup>(4)</sup> |
| CLR WDT2      | Pre-clear Watchdog Timer                                 | 1                    | TO <sup>(4)</sup> ,PDF <sup>(4)</sup> |
| SWAP [m]      | Swap nibbles of data memory                              | 1 <sup>(1)</sup>     | None                                  |
| SWAPA [m]     | Swap nibbles of data memory with result in ACC           | 1                    | None                                  |
| HALT          | Enter power down mode                                    | 1                    | TO,PDF                                |

#### Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$  Flag is affected

-: Flag is not affected

<sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

<sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

<sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.

23



## Instruction Definition

| ADC A,[m]        | Add data             | memory a              | ind carry to           | the accu     | mulator      |              |                                |             |
|------------------|----------------------|-----------------------|------------------------|--------------|--------------|--------------|--------------------------------|-------------|
| Description      |                      |                       | specified ong the resu |              |              |              | d the carry flag are ad        | ded s       |
| Operation        | $ACC \leftarrow A$   | ACC+[m]+(             | 2                      |              |              |              |                                |             |
| Affected flag(s) |                      |                       |                        |              |              |              |                                |             |
|                  | ТО                   | PDF                   | OV                     | Z            | AC           | С            | ]                              |             |
|                  | _                    |                       | $\checkmark$           |              | √            | $\checkmark$ | -                              |             |
|                  |                      |                       |                        |              |              |              | ]                              |             |
| ADCM A,[m]       | Add the a            | accumulato            | or and carry           | y to data r  | nemory       |              |                                |             |
| Description      |                      |                       | specified ong the resu |              | •            |              | d the carry flag are ad<br>ry. | ded si      |
| Operation        | [m] ← A0             | CC+[m]+C              |                        |              |              |              |                                |             |
| Affected flag(s) |                      |                       |                        |              |              |              |                                |             |
|                  | то                   | PDF                   | OV                     | Z            | AC           | С            | ]                              |             |
|                  | _                    |                       | $\checkmark$           | $\checkmark$ | ~            |              |                                |             |
|                  |                      |                       |                        |              | 1            |              |                                |             |
| ADD A,[m]        | Add data             | memory to             | o the accur            | mulator      |              |              |                                |             |
| Description      |                      | ents of the the accum | •                      | data mem     | ory and the  | e accumu     | lator are added. The re        | esult i     |
| Operation        | $ACC \leftarrow A$   | ACC+[m]               |                        |              |              |              |                                |             |
| Affected flag(s) |                      |                       |                        |              |              |              |                                |             |
|                  | то                   | PDF                   | OV                     | Z            | AC           | С            | ]                              |             |
|                  | _                    |                       | $\checkmark$           | $\checkmark$ | ~            |              |                                |             |
|                  |                      |                       |                        |              | •            |              | -                              |             |
| ADD A,x          |                      |                       | a to the acc           |              |              |              |                                |             |
| Description      | The cont<br>accumula |                       | accumulate             | or and the   | specified    | data are a   | dded, leaving the resul        | It in the   |
| Operation        | $ACC \leftarrow A$   | ACC+x                 |                        |              |              |              |                                |             |
| Affected flag(s) |                      |                       |                        |              |              |              | _                              |             |
|                  | то                   | PDF                   | OV                     | Z            | AC           | С            |                                |             |
|                  |                      |                       | $\checkmark$           | $\checkmark$ | $\checkmark$ | $\checkmark$ |                                |             |
| ADDM A,[m]       | Add the a            | accumulato            | or to the da           | ta memor     | v            |              |                                |             |
| Description      |                      |                       |                        |              |              | e accumu     | lator are added. The re        | esult i     |
| 2000.101.011     |                      | the data m            |                        |              |              |              |                                | o o date in |
| Operation        | [m] ← A0             | CC+[m]                |                        |              |              |              |                                |             |
| Affected flag(s) |                      |                       |                        |              |              |              |                                |             |
| - · ·            | ТО                   | PDF                   | OV                     | Z            | AC           | С            | ]                              |             |
|                  | _                    |                       | $\checkmark$           |              | √            |              | 1                              |             |
|                  |                      |                       |                        |              |              |              | L                              |             |



| Description       Data in the accumulator and the specified data memory performeration. The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{TO}$ PDF OV Z AC C         AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" X         Affected flag(s) $\overline{TO}$ PDF OV Z AC C $ -$ AND A,r       Logical AND immediate data to the accumulator         Description       ACC $\leftarrow$ ACC "AND" X         Affected flag(s) $\overline{TO}$ PDF OV Z AC C $ -$ ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{TO}$ PDF OV Z AC C $  -$ Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{TO}$ PDF OV Z AC C $  -$ Operation       The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the s  | AND A,[m]        | Logical A          | ND accum                  | ulator with              | ı data mer                | norv        |             |
|---|------------------|--------------------|---------------------------|--------------------------|---------------------------|-------------|-------------|
| Affected flag(s) $TO$ PDF       OV       Z       AC       C         AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $TO$ PDF       OV       Z       AC       C         AND A,[m]       Logical AND data memory with the accumulator       Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory.         Operation       Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $TO$ PDF       OV       Z       AC       C $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ Operation       [m] $\leftarrow$ ACC "AND" [m] $TO$ PDF       OV       Z       AC       C         CALL addr       Subroutine call $To$ $D$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $D$ Description       The instruction unconditionally calls a subroutine located at program counter increments once  |                  | Data in th         | e accumula                | ator and th              | e specifie                | d data men  | nory perfo  |
| TO       PDF       OV       Z       AC       C $      -$ AND A,x       Logical AND immediate data to the accumulator       Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" ×         Affected flag(s)       TO       PDF       OV       Z       AC       C         AND A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       Affected flag(s)       TO       PDF       OV       Z       AC       C         CALL addr       Subroutine call       Description       The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F       With the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1       Program Counter+1       Program Counter $\leftarrow$ addr       Affected flag(s)       TO  | Operation        | $ACC \leftarrow A$ | CC "AND                   | ' [m]                    |                           |             |             |
| Image: state of the instruction of the instruction unconditionally calls a subroutine located a data for the address is then loaded. For with the instruction at the address is then loaded. For the instruction at the address.         Operation       ACC (C) (C) (C) (C) (C) (C) (C) (C) (C) (  | Affected flag(s) |                    |                           |                          |                           |             |             |
| AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s)       TO       PDF       OV       Z       AC       C         AND A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       Affected flag(s)       TO       PDF       OV       Z       AC       C         CALL addr       Subroutine call       To       PDF       OV       Z       AC       C         Description       Stack $\leftarrow$ Program Counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.       Operation at this address.       Coperation at this address.       Coperation at this address.         Operation       Stack $\leftarrow$ Program Counter+1       Program Counter+1       Program Counter $\leftarrow$ addr         Affected flag(s)       TO       PDF       OV       Z  |                  | то                 | PDF                       | OV                       | Z                         | AC          | С           |
| Description       Data in the accumulator and the specified data perform a bit<br>The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s) $\overline{\text{TO}}$ PDF       OV       Z       AC       C         ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator performant in the specified data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{\text{TO}}$ PDF       OV       Z       AC       C         Operation       [m] $\leftarrow$ ACC "AND" [m]       Affected flag(s) $\overline{\text{TO}}$ PDF       OV       Z       AC       C         CALL addr       Subroutine call $\overline{\text{TO}}$ PDF       OV       Z       AC       C         Description       The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F       with the instruction at this address. $\overline{\text{Operation}}$ $\overline{\text{TO}}$ $\overline{\text{PDF}}$ $\overline{\text{OV}}$ $\overline{\text{AC}}$ $\overline{\text{C}}$ $\overline{\text{POgram}}$ $\overline{\text{Operation}}$ $\overline{\text{POgram}}$ $\overline{\text{C}}$ $\overline{\text{C}}$ $\overline{\text{C}}$ $\overline{\text{C}}$ $\overline{\text{C}}$ $\overline{\text{C}}$ |                  |                    | _                         |                          | $\checkmark$              |             |             |
| The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x         Affected flag(s)       TO       PDF       OV       Z       AC       C         AnDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator performation. The result is stored in the data memory.         Operation       Image: Data in the specified data memory and the accumulator performation. The result is stored in the data memory.       Operation       Image: Data in the specified data memory and the accumulator performation. The result is stored in the data memory.         Operation       Image: Data in the specified data memory and the accumulator performation. The result is stored in the data memory.       Operation         Affected flag(s)       TO       PDF       OV       Z       AC       C         CALL addr       Subroutine call       To       PDF       OV       Z       AC       C         Description       The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F       Mit the instruction at this address.       Mit the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1       Program Counter+1       Program Counter+1       Program Counter $\leftarrow$ AC       C         CLR       | AND A,x          | Logical A          | ND immed                  | iate data t              | o the accu                | imulator    |             |
| Affected flag(s)       TO       PDF       OV       Z       AC       C $       -$ ANDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator performeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C         CALL addr       Subroutine call       Output the instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Find the instruction at this address.       Operation       Stack $\leftarrow$ Program Counter+1 Program Counter+1 Program Counter $\leftarrow$ addr       AC       C         Affected flag(s)       TO       PDF       OV       Z       AC       C         CLR [m]       Clear data memory       Clear data memory       Z       AC       C         Description       The contents of the specified data memory are cleared to 0.       Operation       [m] $\leftarrow$ 00H       Affected flag(s)   | Description      |                    |                           |                          | •                         | ed data per | rform a bi  |
| TO       PDF       OV       Z       AC       C $      -$ ANDM A,[m]       Logical AND data memory with the accumulator       Description       Data in the specified data memory and the accumulator performeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]       Affected flag(s)       TO       PDF       OV       Z       AC       C         CALL addr       Subroutine call       The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. For with the instruction at this address.       Operation       Stack $\leftarrow$ Program Counter+1       Program Counter+1         Program Counter $\leftarrow$ addr       AC       C       C $  -$ CLR [m]       Clear data memory       Description       The contents of the specified data memory are cleared to 0.       Operation       [m] $\leftarrow$ 00H       Affected flag(s)   | Operation        | $ACC \leftarrow A$ | CC "AND                   | ′ x                      |                           |             |             |
| ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator performeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{TO}$ PDF OV Z AC C         CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Few with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1         Program Counter $\leftarrow$ addr       Affected flag(s)         Image: Construction of the specified data memory are cleared to 0.       Operation         CLR [m]       Clear data memory         Description       The contents of the specified data memory are cleared to 0.         Operation       Image: Clear data memory   | Affected flag(s) | r                  |                           |                          |                           |             |             |
| ANDM A,[m]       Logical AND data memory with the accumulator         Description       Data in the specified data memory and the accumulator performeration. The result is stored in the data memory.         Operation       [m] $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         CALL addr       Subroutine call $\overline{V}$ <  |                  | ТО                 | PDF                       | OV                       | Z                         | AC          | С           |
| DescriptionData in the specified data memory and the accumulator performeration. The result is stored in the data memory.Operation $[m] \leftarrow ACC$ "AND" $[m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{  -  }$ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.OperationStack $\leftarrow$ Program Counter+1<br>Program Counter $\leftarrow$ addrAffected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{        $  |                  |                    | _                         | —                        | $\checkmark$              | —           | —           |
| Operation[m] $\leftarrow$ ACC "AND" [m]Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{$  | ANDM A,[m]       | Logical A          | ND data m                 | emory wit                | h the accu                | mulator     |             |
| Affected flag(s) $TO$ PDF       OV       Z       AC       C $      -$ CALL addr       Subroutine call       The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $TO$ PDF       OV       Z       AC       C $      -$ CLR [m]       Clear data memory       The contents of the specified data memory are cleared to 0.       Operation         Operation       [m] $\leftarrow$ 00H       Affected flag(s) $  -$   | Description      |                    | •                         |                          | •                         |             | ator perfo  |
| TOPDFOVZACC $     -$ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a<br>program counter increments once to obtain the address of the<br>this onto the stack. The indicated address is then loaded. F<br>with the instruction at this address.OperationStack $\leftarrow$ Program Counter+1<br>Program Counter $\leftarrow$ addrAffected flag(s)TOPDFOVZACC $   -$ CLR [m]Clear data memory<br>The contents of the specified data memory are cleared to 0.<br>OperationClear data memory<br>Image: Counter in the specified data memory are cleared to 0.<br>OperationAffected flag(s)Image: Counter information of the specified data memory are cleared to 0.<br>OperationAffected flag(s)Image: Counter information of the specified data memory are cleared to 0.<br>OperationAffected flag(s)Image: Counter information of the specified data memory are cleared to 0.<br>Operation   | Operation        | [m] ← AC           | C "AND" [                 | [m]                      |                           |             |             |
| CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1<br>Program Counter $\leftarrow$ addr         Affected flag(s) $\overrightarrow{TO}$ PDF OV Z AC C<br>$-$ -         CLR [m]       Clear data memory         Description       Intercent of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H   | Affected flag(s) |                    |                           |                          |                           |             |             |
| CALL addr       Subroutine call         Description       The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s)       TO       PDF       OV       Z       AC       C         —       —       —       —       —       —       —       —         CLR [m]       Clear data memory       Clear data memory       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H       Affected flag(s)       Image: Affected flag(s)  |                  | то                 | PDF                       | OV                       | Z                         | AC          | С           |
| Description       The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Final with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1<br>Program Counter $\leftarrow$ addr         Affected flag(s) $TO$ PDF       OV       Z       AC       C $       -$ CLR [m]       Clear data memory       Clear data memory       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H       Affected flag(s) $   -$   |                  |                    |                           |                          | $\checkmark$              |             |             |
| program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.         Operation       Stack $\leftarrow$ Program Counter+1 Program Counter $\leftarrow$ addr         Affected flag(s) $TO$ PDF       OV       Z       AC       C $       -$ CLR [m]       Clear data memory       Clear data memory       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H       Affected flag(s) $  -$   | CALL addr        | Subroutir          | ie call                   |                          |                           |             |             |
| Affected flag(s)       TO       PDF       OV       Z       AC       C $      -$ CLR [m]       Clear data memory       Clear data memory       The contents of the specified data memory are cleared to 0.         Operation       [m] $\leftarrow$ 00H       Affected flag(s)   | Description      | program this onto  | counter inc<br>the stack. | rements of<br>The indica | nce to obta<br>ated addre | ain the add | ress of the |
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$  | Operation        |                    | -                         |                          |                           |             |             |
|   | Affected flag(s) |                    |                           |                          |                           |             |             |
| DescriptionThe contents of the specified data memory are cleared to 0.Operation $[m] \leftarrow 00H$ Affected flag(s) $[m] \leftarrow 00H$  |                  | то                 | PDF                       | OV                       | Z                         | AC          | С           |
| DescriptionThe contents of the specified data memory are cleared to 0.Operation $[m] \leftarrow 00H$ Affected flag(s) $[m] \leftarrow 00H$  |                  |                    |                           |                          |                           |             |             |
| Operation [m] ← 00H<br>Affected flag(s)   | CLR [m]          | Clear dat          | a memory                  |                          |                           |             |             |
| Affected flag(s)  | Description      | The conte          | ents of the               | specified (              | data mem                  | ory are cle | ared to 0.  |
|   | Operation        | [m] ← 00           | н                         |                          |                           |             |             |
| TO         PDF         OV         Z         AC         C  | Affected flag(s) |                    |                           |                          |                           |             |             |
|   |                  | то                 | PDF                       | OV                       | Z                         | AC          | С           |
|   |                  | _                  | _                         |                          |                           |             |             |



| CLR WDT       Clear Watchdog Timer         Description       WDT $\leftarrow$ 00H         Affected flag(s)       TO       PDF       OV       Z       AC       C         CLR WDT       Clear Watchdog Timer       Description       The WDT is cleared (clears the WDT). The power down bit (PI cleared.         Operation       WDT $\leftarrow$ 00H       PDF       OV       Z       AC       C         Operation       WDT $\leftarrow$ 00H       PDF and TO $\leftarrow$ 0       Affected flag(s)       TO       PDF       OV       Z       AC       C       0       0       -       D       D  | CLR [m].i        | Clear bit c                  | of data me                | mory        |              |             |             |
|--|------------------|------------------------------|---------------------------|-------------|--------------|-------------|-------------|
| Operation       [m].i $\leftarrow 0$ Affected flag(s) $TO$ PDF       OV       Z       AC       C $\Box$ $      -$ CLR WDT       Clear Watchdog Timer       The WDT is cleared (clears the WDT). The power down bit (Pl cleared.       Operation       WDT $\leftarrow$ 00H       PDF and TO $\leftarrow 0$ Affected flag(s) $TO$ PDF       OV       Z       AC       C         Operation       WDT $\leftarrow$ 00H       PDF and TO $\leftarrow 0$ Affected flag(s)       To       PDF       OV       Z       AC       C       0       0 $   -$ <td< td=""><td></td><td></td><td></td><td>•</td><td>memory is</td><td>cleared to</td><td>o 0.</td></td<>  |                  |                              |                           | •           | memory is    | cleared to  | o 0.        |
| Affected flag(s) $TO$ PDF       OV       Z       AC       C         -       -       -       -       -       -       -       -         CLR WDT       Clear Watchdog Timer       Description       The WDT is cleared (clears the WDT). The power down bit (Pleared.         Operation       WDT $\leftarrow$ 00H       PDF and TO $\leftarrow$ 0       AC       C         Affected flag(s) $TO$ PDF       OV       Z       AC       C         Operation       WDT $\leftarrow$ 00H       PDF and TO $\leftarrow$ 0       AC       C       O       0       -       -       -       -       -       -       -       C       C       O       0       0       -       -       -       -       -       C       C       O       0       -       -       -       -       -       C       C       O       0       -       -       -       -       -       C       C       O       O       -       -       -       -       C       C       O       O       -       -       -       C       C       O       O       -       -       O       D       D       D       D       D       D   | Operation        |                              |                           |             |              |             |             |
| Image: Clear Watchdog Timer         Description       The WDT is cleared (clears the WDT). The power down bit (Picleared.         Operation       WDT $\leftarrow$ 00H         PDF and TO $\leftarrow$ 0         Affected flag(s)         Image: Total and the total | Affected flag(s) |                              |                           |             |              |             |             |
| DescriptionThe WDT is cleared (clears the WDT). The power down bit (P<br>cleared.OperationWDT $\leftarrow 00H$<br>PDF and TO $\leftarrow 0$ Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog Timer<br>DescriptionPreclear Watchdog Timer<br>Together with CLR WDT2, clears the WDT. PDF and TO are<br>of this instruction without the other preclear instruction just set<br>plies this instruction has been executed and the TO and PDF<br>OperationOperationWDT $\leftarrow 00H^*$<br>PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCCLR WDT2Preclear Watchdog Timer<br>DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are<br>of this instruction has been executed and the TO and PDF<br>OPF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOperationWDT $\leftarrow 00H^*$<br>PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCCPL [m]Complement data memory<br>bescriptionEach bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-ver<br>OperationTOPDFOVZACCCPL [m]Complement data memory<br>bescriptionEach bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-verTOPDFOVZACCCPL [m]CPL [m]CPL [m]CPL [m]CPDFOVZACCDescription   |                  | то                           | PDF                       | OV          | Z            | AC          | С           |
| DescriptionThe WDT is cleared (clears the WDT). The power down bit (P<br>cleared.OperationWDT $\leftarrow$ 00H<br>PDF and TO $\leftarrow$ 0Affected flag(s)Image: Total colspan="2">Total PDFOV<br>OV<br>OZ<br>AC<br>C<br>C<br>OCLR WDT1Preclear Watchdog Timer<br>Together with CLR WDT2, clears the WDT. PDF and TO are<br>of this instruction without the other preclear instruction just set<br>plies this instruction has been executed and the TO and PDI<br>OperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*OperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s)To<br>PDFPOV<br>POV<br>PDF and TO are<br>of this instruction without the other preclear instruction, sets<br>plies this instruction without th                    |                  | —                            |                           |             | —            |             |             |
| cleared.Operation $WDT \leftarrow 00H$<br>PDF and $TO \leftarrow 0$ Affected flag(s) $TO$<br>$0$ $PDF$<br>$0V$<br>$ AC$<br>$C$<br>$-$ CLR WDT1Preclear Watchdog Timer<br>DescriptionPreclear Watchdog Timer<br>Together with CLR WDT2, clears the WDT. PDF and TO are<br>of this instruction without the other preclear instruction just set<br>plies this instruction has been executed and the TO and PDF<br>OperationOperationWDT $\leftarrow 00H^*$<br>PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$<br>$PDF$<br>$OV$ $Z$<br>$AC$<br>$C$<br>$0^*$ CLR WDT2Preclear Watchdog Timer<br>Preclear Watchdog Timer<br>DescriptionDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are<br>of this instruction without the other preclear instruction, sets<br>plies this instruction has been executed and the TO and PDF<br>OperationOperationWDT $\leftarrow 00H^*$<br>PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$<br>$O^*$ $TO$<br>$OPF$<br>$OV$ $Z$<br>$AC$ $CPL$ [m]Complement data memory<br>Each bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-ver<br>Operation $PDF$<br>$OV$ $Z$<br>$AC$ $CPL$ [m] $Complement data memoryEach bit of the specified data memory is logically complementwhich previously contained a 1 are changed to 0 and vice-verOperation[m] \leftarrow [m]Affected flag(s)TOPDFTOPDFOVZACCPL [m]COPFOPFOPFOPFOVZACCC$   | CLR WDT          | Clear Wat                    | chdog Tin                 | ner         |              |             |             |
| PDF and TO $\leftarrow 0$ Affected flag(s) $TO  PDF  OV  Z  AC  C \\ \hline 0  0    $ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI OperationWDT $\leftarrow 00H^*$<br>PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO  PDF  OV  Z  AC  C  O^*  O^*         $  | Description      |                              | is cleared                | (clears the | e WDT). Th   | ie power d  | lown bit (P |
| TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*CPL [m]Complement data memoryEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice operationTOPDFOVZACC0peration[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC  | Operation        |                              |                           |             |              |             |             |
| Image: Notion of the specified data memory       Image: Notion of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver         0       0       -       -       -         0       0       -       -       -       -         0       0       -       -       -       -         0       0       -       -       -       -         0       0       -       -       -       -         0       0       -       -       -       -         0       0       -       -       -       -         0       0       -       -       -       -       -         0       0       -       -       -       -       -       -         0       0       *       0*       -  | Affected flag(s) |                              |                           |             |              |             |             |
| CLR WDT1       Preclear Watchdog Timer         Description       Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDD         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         Other       PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         Other       PDF and TO $\leftarrow 0^*$ Ov       Z       AC       C         Other       PDF and TO $\leftarrow 0^*$ PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI       Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       Complement data memory       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector which previously contained a 1 are changed to 0 and vice-vector which previously contained a 1 are changed to 0 and vice-vector which previously contained a 1 are changed to 0 and vice-vector which pre   |                  | то                           | PDF                       | OV          | Z            | AC          | С           |
| DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are<br>of this instruction without the other preclear instruction just set<br>plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerPDF and TO are<br>of this instruction without the other preclear instruction, sets<br>plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*<br>PDF and TO are<br>of this instruction without the other preclear instruction, sets<br>plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC0*0*CPL [m]Complement data memory<br>Each bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-ver<br>Operation[m] $\leftarrow$ [m]Affected flag(s) $TO$ PDFOVZACC0DDDDDDD0DDDDDDD0DDDDDDD0DDDDDDD0DDDDDDD0DDDDDDD0DDDD<   |                  | 0                            | 0                         | —           | —            | _           | _           |
| DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are<br>of this instruction without the other preclear instruction just set<br>plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerPDF and TO are<br>of this instruction without the other preclear instruction, sets<br>plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*<br>PDF and TO are<br>of this instruction without the other preclear instruction, sets<br>plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC0*0*CPL [m]Complement data memory<br>Each bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-ver<br>Operation[m] $\leftarrow$ [m]Affected flag(s) $TO$ PDFOVZACC0PDFOVZACC0PDFOVZACC0PDFOVZACC   | CLR WDT1         | Preclear V                   | Vatchdog                  | Timer       |              |             |             |
| Affected flag(s) $TO  PDF  OV  Z  AC  C$ $O^*$ $O^*$ $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s) $TO  PDF  OV  Z  AC  C$<br>$O^*  O^*  -$ CPL [m]Complement data memory<br>Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)TOPDF $OV  Z  AC  C$ Operation $[m] \leftarrow [m]$ Affected flag(s) $TO  PDF  OV  Z  AC  C$  | ·                | of this inst<br>plies this i | ruction wit<br>nstruction | hout the ot | ther precle  | ar instruct | ion just se |
| TO       PDF       OV       Z       AC       C $0^*$ $0^*$ $    -$ CLR WDT2       Preclear Watchdog Timer       Description       Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         CPL [m]       Complement data memory       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)       TO       PDF       OV       Z       AC       C         Mfected flag(s)       TO       PDF       OV       Z       AC       C  | Operation        |                              |                           |             |              |             |             |
| $0^*$ $0^*$  | Affected flag(s) |                              |                           |             |              |             |             |
| CLR WDT2       Preclear Watchdog Timer         Description       Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow$ 00H*         PDF and TO $\leftarrow$ 0*         Affected flag(s)       TO       PDF       OV       Z       AC       C         CPL [m]       Complement data memory       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)       TO       PDF       OV       Z       AC       C         Mfected flag(s)       TO       PDF       OV       Z       AC       C         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)       TO       PDF       OV       Z       AC       C  |                  |                              |                           | OV          | Z            | AC          | С           |
| DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H*<br>PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC $0^*$ $0^*$ $   -$ <b>CPL [m]</b> Complement data memory<br>Each bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-ver<br>Operation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC  |                  | 0*                           | 0*                        |             | —            |             |             |
| of this instruction without the other preclear instruction, sets<br>plies this instruction has been executed and the TO and PDFOperation $WDT \leftarrow 00H^*$<br>PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDFOVZACC $0^*$ $0^*$ $   -$ <b>CPL [m]</b> Complement data memoryDescriptionEach bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-very<br>OperationOperation $[m] \leftarrow [m]$ Affected flag(s) $TO$ PDFOVZACC  | CLR WDT2         | Preclear V                   | Vatchdog                  | Timer       |              |             |             |
| PDF and TO $\leftarrow 0^*$ Affected flag(s)         TO       PDF       OV       Z       AC       C         0*       0*       -       -       -       -         CPL [m]       Complement data memory         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very operation         (m] $\leftarrow$ (m]         Affected flag(s)         TO       PDF       OV       Z       AC       C  | Description      | of this ins                  | truction wi               | thout the o | other precl  | ear instru  | ction, sets |
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$   | Operation        |                              |                           |             |              |             |             |
| $0^*$ $0^*$ CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-verOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC  | Affected flag(s) |                              |                           |             |              |             |             |
| CPL [m]       Complement data memory         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector         Operation $[m] \leftarrow [m]$ Affected flag(s)       TO       PDF       OV       Z       AC       C  |                  | ТО                           | PDF                       | OV          | Z            | AC          | С           |
| DescriptionEach bit of the specified data memory is logically complement<br>which previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [\overline{m}]$ Affected flag(s)TOPDFOVZACC  |                  | 0*                           | 0*                        | —           | —            | _           | _           |
| $\begin{array}{c} \text{which previously contained a 1 are changed to 0 and vice-vector }\\ \text{Operation} & [m] \leftarrow [\overline{m}] \\ \text{Affected flag(s)} \\ \hline & \text{TO PDF OV Z AC C} \end{array}$   | CPL [m]          | Complem                      | ent data m                | nemory      |              |             |             |
| Affected flag(s)   | Description      |                              |                           |             |              |             |             |
| TO PDF OV Z AC C   | Operation        | [m] ← [m]                    |                           |             |              |             |             |
|  | Affected flag(s) |                              |                           |             |              |             |             |
|  |                  | то                           | PDF                       | OV          | Z            | AC          | С           |
|  |                  |                              | —                         | —           | $\checkmark$ | _           | _           |



| CPLA [m]         | Complem  | ient data m  | emory and   | d place res  | sult in the  | accumulat  | tor  |
|------------------|--|--|---|--|--|--|--|
| Description      | which pre  | viously cor  | ntained a 1   | are chang  | jed to 0 an  | d vice-vers  | ented (1's complement). Bits<br>sa. The complemented result<br>mory remain unchanged.  |
| Operation        | $ACC \leftarrow [i]$                                       | m]   |   |  |  |  |  |
| Affected flag(s) |  |  |   |  |  |  |  |
|                  | то   | PDF  | OV  | Z  | AC   | С  |  |
|                  | _  | _  | _   | $\checkmark$   |  | _  |  |
| DAA [m]          | Decimal-   | Adjust accu  | umulator fo   | r addition   |  |  |  |
| Description      | lator is di<br>carry (AC<br>justment<br>carry (AC          | vided into t<br>1) will be d<br>is done by a                                     | two nibbles<br>one if the lo<br>adding 6 to<br>t; otherwise | 5. Each nib<br>ow nibble o<br>the origin<br>e the origin | oble is adj<br>of the accu<br>nal value if<br>nal value re | usted to th<br>umulator is<br>the originatemains une | Decimal) code. The accumu-<br>le BCD code and an internal<br>greater than 9. The BCD ad-<br>al value is greater than 9 or a<br>changed. The result is stored<br>red. |
| Operation        | then [m].3<br>else [m].3<br>and<br>If ACC.7~<br>then [m].7 | -ACC.0 >9<br>3~[m].0 ←<br>3~[m].0 ← 0<br>-ACC.4+A0<br>7~[m].4 ← 0<br>7~[m].4 ← 0 | (ACC.3~A(<br>(ACC.3~A(<br>C1 >9 or C<br>ACC.7~AC            | CC.0), AC<br>=1<br>CC.4+6+A                              | 1=0<br>C1,C=1  |  |  |
| Affected flag(s) | [].  | []   |   |  | ,  |  |  |
|                  | ТО   | PDF  | OV  | Z  | AC   | С  |  |
|                  |  | _  |   |  |  | ~  |  |
|                  |  |  |   |  |  |  |  |
| DEC [m]          | Decreme  | nt data me   | mory  |  |  |  |  |
| Description      | Data in th   | e specified  | data men  | nory is dee  | cremented  | l by 1.  |  |
| Operation        | [m] ← [m]  | ]—1  |   |  |  |  |  |
| Affected flag(s) |  |  |   |  |  |  |  |
|                  | то   | PDF  | OV  | Z  | AC   | С  |  |
|                  |  | _  | —   | $\checkmark$   |  |  |  |
| DECA [m]         | Decreme  | nt data me   | mory and p  | place resu   | llt in the ad  | ccumulato  | r  |
| Description      |  | e specified<br>ontents of  |   | 5  |  |  | ng the result in the accumula-   |
| Operation        | ACC ← [I   | m]—1   |   |  |  |  |  |
| Affected flag(s) |  |  |   |  |  |  |  |
|                  | то   | PDF  | OV  | Z  | AC   | С  |  |
|                  |  |  |   | $\checkmark$   |  |  |  |



| HALT  | Enter pow   | ver down r   | node  |   |   |                          |
|---|---|--|---|---|---|--------------------------|
| Description   | the RAM a   | and registe  | os program<br>ers are reta<br>the WDT t                                   | ined. The   | WDT and   | prescale                 |
| Operation   | Program $0$<br>PDF $\leftarrow 1$<br>TO $\leftarrow 0$  | Counter ←  | - Program   | Counter+  | 1   |                          |
| Affected flag(s)  |   |  |   |   |   |                          |
|   | то  | PDF  | OV  | Z   | AC  | С                        |
|   | 0   | 1  | _   |   |   |                          |
| INC [m]   | Increment   | t data mer   | nory  |   |   |                          |
| Description   | Data in th  | e specifie   | d data men  | nory is inc   | remented  | by 1                     |
| Operation   | [m] ← [m]   |  |   | -   |   | -                        |
| Affected flag(s)  | 1 1 1 1 1 1   |  |   |   |   |                          |
|   | то  | PDF  | OV  | Z   | AC  | С                        |
|   |   |  |   | $\checkmark$  |   |                          |
| INCA [m]  | Increment   | data mor   | nory and p  | lace resul  | t in the ac                                     | cumulato                 |
| Description   |   |  | data mem  |   |   |                          |
| Description   | Data III til  | e specifier  | uata men  | 101 y 13 11101  | ementeur  | Jy I, ICav               |
|   | tor. The c  | ontents of   | the data m  | nemory re   | main unch                                       | anged.                   |
| Operation   | tor. The contrast $ACC \leftarrow [r]$  |  | the data m  | nemory re   | main unch                                       | anged.                   |
| ·   |   |  | the data m  | nemory re   | main unch                                       | anged.                   |
| Operation<br>Affected flag(s)   |   |  | the data m  |   | main unch                                       | anged.                   |
| ·   | ACC ← [r  | n]+1   |   | Z   |   |                          |
| ·   | ACC ← [r  | n]+1   |   |   |   |                          |
| ·   | ACC ← [r  | n]+1<br>PDF<br>  |   | Z   |   |                          |
| Affected flag(s)  | ACC ← [r<br>TO<br>—<br>Directly ju<br>The progr   | n]+1<br>PDF<br>—<br>mp<br>am counte                                    |   | Z<br>√  | AC  | C                        |
| Affected flag(s)  | ACC ← [r<br>TO<br>—<br>Directly ju<br>The progr<br>control is   | n]+1<br>PDF<br>—<br>mp<br>am counte<br>passed to                       | OV<br>— er are repla<br>this destin                                       | Z<br>√  | AC  | C                        |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation  | ACC ← [r<br>TO<br>—<br>Directly ju<br>The progr   | n]+1<br>PDF<br>—<br>mp<br>am counte<br>passed to                       | OV<br>— er are repla<br>this destin                                       | Z<br>√  | AC  | C                        |
| Affected flag(s)<br>JMP addr<br>Description   | ACC ← [r<br>TO<br>—<br>Directly ju<br>The progr<br>control is   | n]+1<br>PDF<br>—<br>mp<br>am counte<br>passed to                       | OV<br>— er are repla<br>this destin                                       | Z<br>√  | AC  | C                        |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation  | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>Program   | n]+1<br>PDF<br>—<br>mp<br>am counte<br>passed to<br>Counter ←          | OV<br>— — — — — — — — — — — — — — — — — — —                               | Z<br>√<br>Inced with the  | AC<br>—   | C<br>                    |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation<br>Affected flag(s)  | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>control is<br>Program 0<br>TO<br>   | n]+1<br>PDF<br>mp<br>am counte<br>passed to<br>Counter ←<br>PDF        | OV<br>—<br>er are repla<br>this destin<br>-addr<br>OV<br>                 | Z<br>√<br>acced with the<br>ation.<br>Z                               | AC<br>—   | C<br>                    |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation<br>Affected flag(s)<br>MOV A,[m]                             | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>control is<br>Program 0<br>TO<br><br>Move data                            | n]+1 PDF mp am counte passed to Counter ← PDF a memory                 | OV<br>—<br>er are repla<br>this destin<br>-addr<br>OV<br>—<br>to the acco | Z<br>√<br>aced with the<br>ation.<br>Z<br><br>umulator                | AC<br>—<br>he directly<br>AC<br>—               | C<br>                    |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation<br>Affected flag(s)<br>MOV A,[m]<br>Description              | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>control is<br>Program 0<br>TO<br><br>Move data<br>The conte               | n]+1 PDF mp am counte passed to Counter ← PDF a memory ents of the     | OV<br>—<br>er are repla<br>this destin<br>-addr<br>OV<br>                 | Z<br>√<br>aced with the<br>ation.<br>Z<br><br>umulator                | AC<br>—<br>he directly<br>AC<br>—               | C<br>                    |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation<br>Affected flag(s)<br>MOV A,[m]<br>Description<br>Operation | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>control is<br>Program 0<br>TO<br><br>Move data                            | n]+1 PDF mp am counte passed to Counter ← PDF a memory ents of the     | OV<br>—<br>er are repla<br>this destin<br>-addr<br>OV<br>—<br>to the acco | Z<br>√<br>aced with the<br>ation.<br>Z<br><br>umulator                | AC<br>—<br>he directly<br>AC<br>—               | C<br>                    |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation<br>Affected flag(s)<br>MOV A,[m]<br>Description              | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>control is<br>Program 0<br>TO<br>TO<br>Move data<br>The conte<br>ACC ← [r | n]+1 PDF mp am counter passed to Counter ← PDF a memory ents of the n] | OV<br>—   | Z<br>√<br>uced with the<br>ation.<br>Z<br><br>umulator<br>data memory | AC<br>—<br>he directly<br>AC<br>—<br>ory are co | C<br>-specified<br>C<br> |
| Affected flag(s)<br>JMP addr<br>Description<br>Operation<br>Affected flag(s)<br>MOV A,[m]<br>Description<br>Operation | ACC ← [r<br>TO<br>Directly ju<br>The progr<br>control is<br>Program 0<br>TO<br><br>Move data<br>The conte               | n]+1 PDF mp am counte passed to Counter ← PDF a memory ents of the     | OV<br>—<br>er are repla<br>this destin<br>-addr<br>OV<br>—<br>to the acco | Z<br>√<br>aced with the<br>ation.<br>Z<br><br>umulator                | AC<br>—<br>he directly<br>AC<br>—               | C<br>                    |



| MOV A,x          | Move immed           | liate data to th                 | e accumulate  | or            |             |   |
|------------------|----------------------|----------------------------------|---------------|---------------|-------------|---|
| Description      | The 8-bit dat        | ta specified by                  | the code is I | oaded into    | the accur   | nulator.                                      |
| Operation        | $ACC \gets x$        |                                  |               |               |             |   |
| Affected flag(s) |                      |                                  |               |               |             | _   |
|                  | то                   | PDF OV                           | Z             | AC            | С           | _   |
|                  |                      |                                  |               | _             |             |   |
| MOV [m],A        | Move the ac          | cumulator to d                   | ata memory    |               |             |   |
| Description      |                      | s of the accum                   | ulator are co | pied to the s | specified o | data memory (one of the c                     |
| Operation        | memories).           |                                  |               |               |             |   |
|                  | [m] ←ACC             |                                  |               |               |             |   |
| Affected flag(s) | то                   | PDF OV                           | 7             | AC            | С           | ]   |
|                  | 10                   |                                  | Z             | AC            | C           | -   |
|                  |                      |                                  |               | _             |             |   |
| NOP              | No operatior         | ı                                |               |               |             |   |
| Description      | No operation         | n is performed.                  | Execution c   | ontinues w    | ith the nex | xt instruction.                               |
| Operation        | Program Co           | unter ← Progr                    | am Counter+   | -1            |             |   |
| Affected flag(s) | C C                  | Ū.                               |               |               |             |   |
|                  | то                   | PDF OV                           | Z             | AC            | С           | ]   |
|                  | _                    |                                  |               |               |             | -   |
|                  |                      |                                  |               |               |             |   |
| OR A,[m]         | Logical OR a         | accumulator w                    | th data mem   | lory          |             |   |
| Description      |                      |                                  |               |               |             | e of the data memories)  <br>the accumulator. |
| Operation        | $ACC \leftarrow ACC$ | C ″OR″ [m]                       |               |               |             |   |
| Affected flag(s) |                      |                                  |               |               |             |   |
|                  | то                   | PDF OV                           | Z             | AC            | С           | ]   |
|                  | _                    |                                  | √             | _             |             | -   |
|                  |                      |                                  |               |               |             |   |
| OR A,x           | Logical OR i         | mmediate data                    | to the accu   | mulator       |             |   |
| Description      |                      | accumulator a<br>stored in the a |               |               | erform a b  | oitwise logical_OR operat                     |
| Operation        | $ACC \leftarrow ACC$ | C ″OR″ x                         |               |               |             |   |
| Affected flag(s) |                      |                                  |               |               |             |   |
| -                | ТО                   | PDF OV                           | Z             | AC            | С           | ]   |
|                  | _                    |                                  | $\checkmark$  | _             |             | -   |
|                  |                      |                                  | I             | 1             | 1           | -   |
| ORM A,[m]        | -                    | data memory v                    |               |               |             |   |
| Description      |                      | data memory<br>al_OR operation   |               |               |             | I the accumulator perform<br>a memory.        |
| Operation        | [m] ←ACC ″           | OR″ [m]                          |               |               |             |   |
| Affected flag(s) |                      |                                  |               |               |             |   |
|                  | ТО                   | PDF OV                           | Z             | AC            | С           | ]   |
|                  | _                    |                                  | $\checkmark$  |               |             | 1   |
|                  |                      | I                                |               | 1             | I           | L   |



| RET                        | Return fr                  | om subrou               | tine                      |             |             |               |
|----------------------------|----------------------------|-------------------------|---------------------------|-------------|-------------|---------------|
| Description                | The prog                   | ram counte              | er is restor              | ed from th  | e stack. T  | his is a 2-   |
| Operation                  | Program                    | Counter ←               | <ul> <li>Stack</li> </ul> |             |             |               |
| Affected flag(s)           |                            |                         |                           |             |             |               |
|                            | то                         | PDF                     | OV                        | Z           | AC          | С             |
|                            | _                          | _                       | _                         |             |             | _             |
| RET A,x                    | Return a                   | nd place in             | nmediate c                | lata in the | accumula    | ntor          |
| Description                |                            | ram counte<br>immediate | er is restore<br>e data.  | ed from the | stack and   | d the accur   |
| Operation                  | Program ACC $\leftarrow$ > | Counter ←               | <ul> <li>Stack</li> </ul> |             |             |               |
| Affected flag(s)           |                            |                         |                           |             |             |               |
| / mooted mag(o)            | то                         | PDF                     | OV                        | Z           | AC          | С             |
|                            |                            | _                       | _                         | _           | _           | _             |
| DETI                       | Dotum fr                   | am internu              |                           | 1           | 1           |               |
| <b>RETI</b><br>Description |                            | om interrup             | pt<br>er is restor        | od from th  | o stack a   | nd interrur   |
| Description                |                            |                         | enable ma                 |             |             |               |
| Operation                  | Program<br>EMI ← 1         | Counter ←               | <ul> <li>Stack</li> </ul> |             |             |               |
| Affected flag(s)           |                            |                         |                           |             |             |               |
|                            | ТО                         | PDF                     | OV                        | Z           | AC          | С             |
|                            |                            |                         |                           |             |             |               |
| RL [m]                     | Rotate da                  | ata memor               | y left                    |             |             |               |
| Description                | The conte                  | ents of the             | specified d               | ata memo    | ry are rota | ited 1 bit le |
| Operation                  | [m].(i+1)<br>[m].0 ←       |                         | n].i:bit i of t           | he data m   | emory (i=0  | 0~6)          |
| Affected flag(s)           |                            |                         |                           |             |             |               |
|                            | то                         | PDF                     | OV                        | Z           | AC          | С             |
|                            |                            | _                       | _                         | _           |             | _             |
| RLA [m]                    | Rotate da                  | ata memor               | y left and p              | blace resul | t in the ac | cumulator     |
| Description                |                            |                         | data men                  |             |             |               |
| Quanting                   |                            |                         | accumula                  |             |             |               |
| Operation                  | ACC.(i+1<br>ACC.0 ←        | ,                       | [m].i:bit i of            | the data r  | memory (i   | =0~6)         |
| Affected flag(s)           |                            |                         |                           |             |             |               |
|                            | то                         | PDF                     | OV                        | Z           | AC          | С             |
|                            |                            | —                       |                           | —           |             | —             |



| RLC [m]  | Rotate da   | ta memor   | γ ιεπ τηγου   | ign carry  |   |  |                                 |  |
|--|---|--|---|--|---|--|---------------------------------|--|
| Description  |   |  | •   |  | •   | •  | g are rotated<br>bit 0 positior | 1 bit left. Bit 7<br>n.                              |
| Operation  | [m].(i+1) ∢<br>[m].0 ← C<br>C ← [m].7   | ;  | n].i:bit i of t   | he data m  | emory (i=   | 0~6)   |                                 |  |
| Affected flag(s)   |   |  |   |  |   |  | _                               |  |
|  | то  | PDF  | OV  | Z  | AC  | С  |                                 |  |
|  |   | _  | _   |  |   | $\checkmark$   |                                 |  |
| RLCA [m]   | Rotate lef  | t through  | carry and p   | place resu   | It in the a   | ccumulato  | r                               |  |
| Description  | carry bit a   | nd the orig  | ginal carry   | flag is rota   | ited into b   | it 0 positic   |                                 | Bit 7 replaces<br>d result is sto<br>ed.             |
| Operation  | ACC.(i+1)<br>ACC.0 ←<br>C ← [m].7   | С  | [m].i:bit i of  | f the data i   | memory (i   | =0~6)  |                                 |  |
| Affected flag(s)   |   |  |   |  |   |  |                                 |  |
|  | то  | PDF  | OV  | Z  | AC  | С  | ]                               |  |
|  |   |  |   |  | _   |  | 1                               |  |
| RR [m]   |   |  |   |  |   |  |                                 |  |
| <b>RR [m]</b><br>Description<br>Operation  | The conte   | n].(i+1); [m   |   |  | -   |  | ght with bit 0                  | rotated to bit 7                                     |
| Description  | The conte<br>[m].i ← [n   | ents of the anal.(i+1); [m   | specified d   |  | -   |  | ght with bit 0                  | rotated to bit 7                                     |
| Description<br>Operation   | The conte<br>[m].i ← [n   | ents of the anal.(i+1); [m   | specified d   |  | -   |  | ght with bit 0                  | rotated to bit 7                                     |
| Description<br>Operation   | The conte<br>[m].i ← [n<br>[m].7 ← [r   | nts of the<br>n].(i+1); [m<br>n].0   | specified d   | he data m  | emory (i=   | 0~6)   | ght with bit 0                  | rotated to bit 7                                     |
| Description<br>Operation   | The conte<br>[m].i ← [n<br>[m].7 ← [r<br>   | nts of the file<br>n].(i+1); [m<br>n].0<br>PDF   | specified d   | he data m<br>Z   | AC  | 0~6)   | ght with bit 0                  | rotated to bit 7                                     |
| Description<br>Operation<br>Affected flag(s)   | The conte<br>[m].i $\leftarrow$ [m].7 {\leftarrow [m].7 $\leftarrow$ [m].7 $\leftarrow$ [m].7 {\leftarrow [m].7 $\leftarrow$ [m].7 {\leftarrow [m].7 $\leftarrow$ [m].7 {\leftarrow [m].7 {\leftarrow} [m].7 {\leftarrow [m].7 {\leftarrow} [ | nts of the and interview of the and interview of the and place of the specified of the spec | OV<br>OV<br>OV<br>Acce result in<br>d data mer                              | he data m<br>Z<br>n the accu<br>nory is rot  | AC<br>AC<br>mulator<br>ated 1 bit                       | 0~6) C   | <br><br>bit 0 rotated i         | rotated to bit 7<br>nto bit 7, leav<br>nain unchange |
| Description<br>Operation<br>Affected flag(s)   | The conte<br>[m].i $\leftarrow$ [m].7 $\leftarrow$ [r<br>TO<br>   | hts of the solution of the sol | OV<br>OV<br>OV<br>Acce result in<br>d data mer                              | he data m<br>Z<br>—<br>n the accu<br>mory is rot<br>ulator. The  | AC<br>AC<br>mulator<br>ated 1 bit<br>contents           | C<br>C<br>right with<br>of the data                                    | <br><br>bit 0 rotated i         | nto bit 7, leav                                      |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description<br>Operation  | The conte<br>[m].i $\leftarrow$ [m].7 $\leftarrow$ [r<br>TO<br>TO<br>Rotate rig<br>Data in th<br>the rotate<br>ACC.(i) $\leftarrow$   | hts of the solution of the sol | OV                                      | he data m<br>Z<br>—<br>n the accu<br>mory is rot<br>ulator. The  | AC<br>AC<br>mulator<br>ated 1 bit<br>contents           | C<br>C<br>right with<br>of the data                                    | <br><br>bit 0 rotated i         | nto bit 7, leav                                      |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description<br>Operation  | The conte<br>[m].i $\leftarrow$ [m].7 $\leftarrow$ [r<br>TO<br>TO<br>Rotate rig<br>Data in th<br>the rotate<br>ACC.(i) $\leftarrow$   | hts of the solution of the sol | OV                                      | he data m<br>Z<br>—<br>n the accu<br>mory is rot<br>ulator. The  | AC<br>AC<br>mulator<br>ated 1 bit<br>contents           | C<br>C<br>right with<br>of the data                                    | <br><br>bit 0 rotated i         | nto bit 7, leav                                      |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description<br>Operation  | The conter<br>[m].i $\leftarrow$ [m].<br>[m].7 $\leftarrow$ [r<br>TO<br>—<br>Rotate rig<br>Data in th<br>the rotater<br>ACC.(i) $\leftarrow$<br>ACC.7 $\leftarrow$  | hts of the solution of the solution of the solution of the specified diresult in solution of the solution of t | OV<br>OV<br>OV<br>Ace result in<br>d data mer<br>the accum<br>; [m].i:bit i | E data m<br>Z<br>n the accu<br>nory is rot<br>ulator. The<br>of the data   | AC<br>AC<br>Mulator<br>ated 1 bit<br>contents<br>memory | C<br>C<br>right with<br>of the data<br>(i=0~6)                         | <br><br>bit 0 rotated i         | nto bit 7, leav                                      |
| Description<br>Operation<br>Affected flag(s)<br><b>RRA [m]</b><br>Description<br>Operation<br>Affected flag(s)                                 | The conter<br>[m].i $\leftarrow$ [m].<br>TO<br>TO<br>Rotate rig<br>Data in th<br>the rotate<br>ACC.(i) $\leftarrow$<br>ACC.7 $\leftarrow$<br>TO<br>   | ht and pla<br>e specified<br>d result in<br>- [m].0<br>PDF<br>- [m].(i+1)<br>[m].0<br>PDF<br>  | OV<br>OV<br>OV<br>Ace result in<br>d data mer<br>the accum<br>; [m].i:bit i | r the data m<br>Z<br>n the accu<br>mory is rot<br>ulator. The<br>of the data<br>Z<br>  | AC<br>AC<br>Mulator<br>ated 1 bit<br>contents<br>memory | C<br>C<br>right with<br>of the data<br>(i=0~6)                         | <br><br>bit 0 rotated i         | nto bit 7, leav                                      |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description   | The conter<br>[m].i $\leftarrow$ [m]<br>[m].7 $\leftarrow$ [r<br>TO<br>   | ht and pla<br>e specified<br>d result in<br>- [m].0<br>PDF<br>- [m].(i+1)<br>[m].0<br>PDF<br><br>ta memor  | OV O                                    | he data m  | AC A                | C<br>C<br>right with<br>of the data<br>(i=0~6)<br>C<br>C<br>he carry f | bit 0 rotated i<br>a memory ren | nto bit 7, leav                                      |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description<br>Operation<br>Affected flag(s)<br>RRC [m]                             | The conter<br>[m].i $\leftarrow$ [m].<br>TO<br>TO<br>Rotate rig<br>Data in th<br>the rotate<br>ACC.(i) $\leftarrow$<br>ACC.7 $\leftarrow$<br>TO<br>TO<br>Rotate da<br>The conter<br>right. Bit C  | ht and pla<br>e specified<br>d result in<br>- [m].0<br>ht and pla<br>e specified<br>d result in<br>- [m].(i+1)<br>[m].0<br>PDF<br><br>ta memor<br>ents of the<br>) replaces<br>n].(i+1); [m  | OV O                                    | The data m<br>Z<br>The accurs<br>of the accurs<br>and the accurs<br>of the data<br>Z<br>Z<br>The bugh carry<br>data men<br>bit; the original | AC A                | C<br>C<br>right with<br>of the data<br>(i=0~6)<br>C<br>C<br>he carry f | bit 0 rotated i<br>a memory ren | nto bit 7, leav<br>nain unchange<br>her rotated 1    |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description<br>Operation<br>Affected flag(s)<br>RRC [m]<br>Description              | The conter<br>$[m].i \leftarrow [m]$<br>$[m].7 \leftarrow [r]$<br>TO<br>-<br>Rotate rig<br>Data in th<br>the rotater<br>ACC.(i) ←<br>ACC.7 ←<br>TO<br>-<br>Rotate da<br>The conter<br>right. Bit C<br>$[m].i \leftarrow [m]$  | ht and pla<br>e specified<br>d result in<br>- [m].0<br>ht and pla<br>e specified<br>d result in<br>- [m].(i+1)<br>[m].0<br>PDF<br><br>ta memor<br>ents of the<br>) replaces<br>n].(i+1); [m  | OV O                                    | The data m<br>Z<br>The accurs<br>of the accurs<br>and the accurs<br>of the data<br>Z<br>Z<br>The bugh carry<br>data men<br>bit; the original | AC A                | C<br>C<br>right with<br>of the data<br>(i=0~6)<br>C<br>C<br>he carry f | bit 0 rotated i<br>a memory ren | nto bit 7, leav<br>nain unchange<br>her rotated 1    |
| Description<br>Operation<br>Affected flag(s)<br>RRA [m]<br>Description<br>Operation<br>Affected flag(s)<br>RRC [m]<br>Description<br>Operation | The conter<br>$[m].i \leftarrow [m]$<br>$[m].7 \leftarrow [r]$<br>TO<br>-<br>Rotate rig<br>Data in th<br>the rotater<br>ACC.(i) ←<br>ACC.7 ←<br>TO<br>-<br>Rotate da<br>The conter<br>right. Bit C<br>$[m].i \leftarrow [m]$  | ht and pla<br>e specified<br>d result in<br>- [m].0<br>ht and pla<br>e specified<br>d result in<br>- [m].(i+1)<br>[m].0<br>PDF<br><br>ta memor<br>ents of the<br>) replaces<br>n].(i+1); [m  | OV O                                    | The data m<br>Z<br>The accurs<br>of the accurs<br>and the accurs<br>of the data<br>Z<br>Z<br>The bugh carry<br>data men<br>bit; the original | AC A                | C<br>C<br>right with<br>of the data<br>(i=0~6)<br>C<br>C<br>he carry f | bit 0 rotated i<br>a memory ren | nto bit 7, leav<br>nain unchange<br>her rotated 1    |



| RRCA [m]         | Rotate rig   | ht through  | carry and  | place res    | ult in the a | ccumulate    | or |  |  |
|------------------|--|-------------|------------|--------------|--------------|--------------|----|--|--|
| Description      | Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.  |             |            |              |              |              |    |  |  |
| Operation        | ACC.i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)<br>ACC.7 $\leftarrow$ C<br>C $\leftarrow$ [m].0   |             |            |              |              |              |    |  |  |
| Affected flag(s) |  |             |            |              |              |              | 1  |  |  |
|                  | то   | PDF         | OV         | Z            | AC           | С            |    |  |  |
|                  |  | —           | —          |              |              | V            |    |  |  |
| SBC A,[m]        | Subtract of  | data memo   | ry and car | rry from th  | e accumul    | ator         |    |  |  |
| Description      | The contents of the specified data memory and the complement of the carry flag are sub-<br>tracted from the accumulator, leaving the result in the accumulator.  |             |            |              |              |              |    |  |  |
| Operation        | $ACC \leftarrow A$   | .CC+[m]+C   | ;          |              |              |              |    |  |  |
| Affected flag(s) |  |             |            |              |              |              | 1  |  |  |
|                  | ТО   | PDF         | OV         | Z            | AC           | С            |    |  |  |
|                  |  | —           |            | $\checkmark$ | $\checkmark$ | $\checkmark$ |    |  |  |
| SBCM A,[m]       | Subtract of  | data memo   | ry and car | rry from th  | e accumul    | ator         |    |  |  |
| Description      | Subtract data memory and carry from the accumulator<br>The contents of the specified data memory and the complement of the carry flag are sub-<br>tracted from the accumulator, leaving the result in the data memory.   |             |            |              |              |              |    |  |  |
| Operation        | [m] ← AC   | C+[m]+C     |            |              |              |              |    |  |  |
| Affected flag(s) |  |             |            |              |              |              | 1  |  |  |
|                  | то   | PDF         | OV         | Z            | AC           | С            |    |  |  |
|                  |  |             |            | $\checkmark$ | $\checkmark$ | $\checkmark$ |    |  |  |
| SDZ [m]          | Skip if de   | crement da  | ata memor  | y is 0       |              |              |    |  |  |
| Description      | Skip if decrement data memory is 0<br>The contents of the specified data memory are decremented by 1. If the result is 0, the next<br>instruction is skipped. If the result is 0, the following instruction, fetched during the current<br>instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-<br>tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).   |             |            |              |              |              |    |  |  |
| Operation        | Skip if ([m  | n]–1)=0, [m | ] ← ([m]-´ | 1)           |              |              |    |  |  |
| Affected flag(s) |  |             |            |              |              |              | 1  |  |  |
|                  | ТО   | PDF         | OV         | Z            | AC           | С            |    |  |  |
|                  |  | —           | _          | _            | _            |              |    |  |  |
| SDZA [m]         | Decreme  | nt data mei | mory and   | place resu   | It in ACC,   | skip if 0    |    |  |  |
| Description      | Decrement data memory and place result in ACC, skip if 0<br>The contents of the specified data memory are decremented by 1. If the result is 0, the next<br>instruction is skipped. The result is stored in the accumulator but the data memory remains<br>unchanged. If the result is 0, the following instruction, fetched during the current instruction<br>execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cy-<br>cles). Otherwise proceed with the next instruction (1 cycle). |             |            |              |              |              |    |  |  |
| Operation        | Skip if ([m  | n]–1)=0, AC | CC ← ([m]  | -1)          |              |              |    |  |  |
| Affected flag(s) |  |             |            |              |              |              |    |  |  |
|                  | то   | PDF         | OV         | Z            | AC           | С            |    |  |  |
|                  |  |             |            |              |              |              |    |  |  |
|                  |  |             |            |              |              |              |    |  |  |



| SET [m]          | Set data  | memory      |              |             |                     |              |                                    |  |  |
|------------------|---|-------------|--------------|-------------|---------------------|--------------|------------------------------------|--|--|
| Description      | Each bit of the specified data memory is set to 1.  |             |              |             |                     |              |                                    |  |  |
| Operation        | $[m] \leftarrow FFH$  |             |              |             |                     |              |                                    |  |  |
| Affected flag(s) |   |             |              |             |                     |              |                                    |  |  |
|                  | то  | PDF         | OV           | Z           | AC                  | С            |                                    |  |  |
|                  |   |             | _            |             |                     |              |                                    |  |  |
| SET [m]. i       | Set bit of  | data mem    | ory          |             |                     |              |                                    |  |  |
| Description      | Bit i of the specified data memory is set to 1.   |             |              |             |                     |              |                                    |  |  |
| Operation        | [m].i ← 1   |             |              |             |                     |              |                                    |  |  |
| Affected flag(s) |   |             |              |             |                     |              |                                    |  |  |
|                  | то  | PDF         | OV           | Z           | AC                  | С            |                                    |  |  |
|                  |   |             | _            |             |                     | _            |                                    |  |  |
| SIZ [m]          | Skip if ind   | rement da   | ata memor    | y is 0      |                     |              |                                    |  |  |
| Description      | The conte   | ents of the | specified of | data memo   | ory are inc         | remented     | by 1. If the result is 0, the fol- |  |  |
|                  | 0   |             |              | 0           |                     |              | ecution, is discarded and a        |  |  |
|                  |   | ycie is rep | 0            | et the prop | ber instruct        | lion (2 cycl | les). Otherwise proceed with       |  |  |
| Operation        |   | n]+1)=0, [n | ,            | 1)          |                     |              |                                    |  |  |
| Affected flag(s) |   | , [ii       |              | • /         |                     |              |                                    |  |  |
|                  | то  | PDF         | OV           | Z           | AC                  | С            | ]                                  |  |  |
|                  |   |             |              |             |                     |              |                                    |  |  |
|                  |   |             |              |             |                     |              | ]                                  |  |  |
| SIZA [m]         | Incremen  | t data mer  | mory and p   | lace resul  | t in ACC, s         | skip if 0    |                                    |  |  |
| Description      | The contents of the specified data memory are incremented by 1. If the result is 0, the next  |             |              |             |                     |              |                                    |  |  |
|                  | instruction is skipped and the result is stored in the accumulator. The data memory re-<br>mains unchanged. If the result is 0, the following instruction, fetched during the current in- |             |              |             |                     |              |                                    |  |  |
|                  |   |             |              |             |                     |              | replaced to get the proper         |  |  |
|                  | instructio  | n (2 cycles | s). Otherwi  | se procee   | d with the          | next instru  | iction (1 cycle).                  |  |  |
| Operation        | Skip if ([n   | n]+1)=0, A  | CC ← ([m]    | +1)         |                     |              |                                    |  |  |
| Affected flag(s) |   |             |              |             |                     |              | 1                                  |  |  |
|                  | ТО  | PDF         | OV           | Z           | AC                  | С            |                                    |  |  |
|                  |   |             | _            |             |                     |              |                                    |  |  |
| SNZ [m].i        | Skip if bit   | i of the da | ita memor    | y is not 0  |                     |              |                                    |  |  |
| Description      | lf bit i of th  | ne specifie | d data mer   | nory is not | 0, the nex          | t instructio | n is skipped. If bit i of the data |  |  |
|                  |   |             | 0            |             | -                   | 0            | current instruction execution,     |  |  |
|                  |   | eed with t  |              |             | -                   | trie proper  | instruction (2 cycles). Other-     |  |  |
| Operation        | Skip if [m  |             |              | - (-        | <i>,</i> - <i>1</i> |              |                                    |  |  |
| Affected flag(s) | - 1 L.  |             |              |             |                     |              |                                    |  |  |
| 3(-)             | то  | PDF         | OV           | Z           | AC                  | С            |                                    |  |  |
|                  |   |             |              |             |                     |              |                                    |  |  |
|                  |   | 1           | 1            |             |                     |              | ļ                                  |  |  |



| SUB A,[m]                     | Subtract   | data memo   | ory from th  | e accumu     | lator        |              |                               |  |  |  |
|-------------------------------|--|-------------|--------------|--------------|--------------|--------------|-------------------------------|--|--|--|
| Description                   | The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.                     |             |              |              |              |              |                               |  |  |  |
| Operation                     | $ACC \leftarrow A$   | CC+[m]+1    |              |              |              |              |                               |  |  |  |
| Affected flag(s)              |  |             |              |              |              |              |                               |  |  |  |
| 0(1)                          | ТО   | PDF         | OV           | Z            | AC           | С            |                               |  |  |  |
|                               |  | _           | $\checkmark$ | $\checkmark$ | $\checkmark$ |              | ]                             |  |  |  |
| SUBM A,[m]                    | Subtract data memory from the accumulator  |             |              |              |              |              |                               |  |  |  |
| Description                   | The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.                     |             |              |              |              |              |                               |  |  |  |
| Operation<br>Affected flag(s) | [m] ← AC   | C+[m]+1     |              |              |              |              |                               |  |  |  |
|                               | то   | PDF         | OV           | Z            | AC           | С            | ]                             |  |  |  |
|                               |  |             | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | -                             |  |  |  |
| SUB A,x                       | Subtract   | immediate   | data from    | the accun    | nulator      |              |                               |  |  |  |
| Description                   | The immediate data specified by the code is subtracted from the contents of the accumula-<br>tor, leaving the result in the accumulator. |             |              |              |              |              |                               |  |  |  |
| Operation                     | $ACC \leftarrow ACC + \bar{x} + 1$   |             |              |              |              |              |                               |  |  |  |
| Affected flag(s)              |  |             |              |              |              |              |                               |  |  |  |
|                               | ТО   | PDF         | OV           | Z            | AC           | С            |                               |  |  |  |
|                               |  | _           | $\checkmark$ | √            |              |              |                               |  |  |  |
| SWAP [m]                      | Swap nib   | bles within | the data r   | memory       |              |              |                               |  |  |  |
| Description                   | The low-order and high-order nibbles of the specified data memory (1 of the data memo-<br>ries) are interchanged.                        |             |              |              |              |              |                               |  |  |  |
| Operation                     | [m].3~[m]  | .0 ↔ [m].7  | ′~[m].4      |              |              |              |                               |  |  |  |
| Affected flag(s)              |  |             |              |              |              |              |                               |  |  |  |
|                               | ТО   | PDF         | OV           | Z            | AC           | С            | ]                             |  |  |  |
|                               | _  | _           |              |              |              |              |                               |  |  |  |
| SWAPA [m]                     | Swap dat   | a memorv    | and place    | result in t  | he accumu    | lator        |                               |  |  |  |
| Description                   |  |             |              |              |              |              | emory are interchanged, writ- |  |  |  |
|                               |  |             | -            |              |              |              | nemory remain unchanged.      |  |  |  |
| Operation                     | ACC.3~ACC.0 ← [m].7~[m].4<br>ACC.7~ACC.4 ← [m].3~[m].0   |             |              |              |              |              |                               |  |  |  |
| Affected flag(s)              |  |             | 1.5 [].0     |              |              |              |                               |  |  |  |
| 3.,                           | ТО   | PDF         | OV           | Z            | AC           | С            | ]                             |  |  |  |
|                               |  |             | _            |              | _            |              | -                             |  |  |  |
|                               |  |             |              |              |              |              | J                             |  |  |  |



| SZ [m]           | Skip if da  | ta memory        | vis 0        |             |            |              |  |  |
|------------------|---|------------------|--------------|-------------|------------|--------------|--|--|
| Description      | If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).  |                  |              |             |            |              |  |  |
| Operation        | Skip if [m  |                  | · · · · · /  |             |            |              |  |  |
| Affected flag(s) |   | -                |              |             |            |              |  |  |
|                  | то  | PDF              | OV           | Z           | AC         | С            | ]  |  |
|                  |   | _                | _            | _           | _          |              |  |  |
|                  | L   | 1                |              |             |            |              | 1  |  |
| SZA [m]          |   | a memory         |              | -           |            |              |  |  |
| Description      | The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). |                  |              |             |            |              |  |  |
| Operation        | Skip if [m  | ]=0              |              |             |            |              |  |  |
| Affected flag(s) |   |                  |              |             |            |              | _  |  |
|                  | то  | PDF              | OV           | Z           | AC         | С            |  |  |
|                  |   | _                |              |             |            | _            |  |  |
| 071-11           |   | : . <b>(</b> (), |              |             |            |              |  |  |
| SZ [m].i         | •   | i of the da      | -            | •           | <b>.</b>   |              | and the state of the second state of the secon |  |
| Description      | instruction   |                  | n, is discar | ded and a   | dummy cy   | cle is repla | on, fetched during the current aced to get the proper instruc-<br>1 cycle).  |  |
| Operation        | Skip if [m  | ].i=0            |              |             |            |              |  |  |
| Affected flag(s) |   |                  |              |             |            |              |  |  |
|                  | то  | PDF              | OV           | Z           | AC         | С            |  |  |
|                  |   |                  |              |             |            |              |  |  |
| TABRDC [m]       | Move the  | ROM cod          | e (current   | nage) to T  | BIH and d  | lata memi    |  |  |
| Description      |   |                  | •            |             |            |              | able pointer (TBLP) is moved   |  |
| 2000.1910        |   | •                |              |             |            | •            | o TBLH directly.   |  |
| Operation        |   | DM code (lo      | . ,          |             |            |              |  |  |
|                  | $TBLH \leftarrow$   | ROM code         | e (high byte | e)          |            |              |  |  |
| Affected flag(s) |   |                  |              |             |            |              | 1  |  |
|                  | ТО  | PDF              | OV           | Z           | AC         | С            | -  |  |
|                  |   | _                | _            | _           |            | _            |  |  |
| TABRDL [m]       | Move the  | ROM cod          | e (last pac  | ie) to TBLI | H and data | memory       |  |  |
| Description      |   |                  |              | . ,         |            | -            | e pointer (TBLP) is moved to   |  |
| ·                |   | nemory ar        |              |             |            |              |  |  |
| Operation        |   | OM code (lo      | • /          | - )         |            |              |  |  |
| Affected flog(a) | i rl −  | ROM code         | e (nigh byte | e)          |            |              |  |  |
| Affected flag(s) | то  | DDE              |              | 7           | A.C.       |              | ]  |  |
|                  | ТО  | PDF              | OV           | Z           | AC         | С            | -  |  |
|                  |   |                  |              |             |            | —            |  |  |



| XOR A,[m]        | Logical X           | OR accum  | ulator with  | data mer   | nory     |   |  |  |  |
|------------------|---------------------|---|--------------|------------|----------|---|--|--|--|
| Description      |                     | Data in the accumulator and the indicated data memory perform a bitwise logical Exercise Sive_OR operation and the result is stored in the accumulator.             |              |            |          |   |  |  |  |
| Operation        | $ACC \leftarrow A$  | CC "XOR   | " [m]        |            |          |   |  |  |  |
| Affected flag(s) |                     |   |              |            |          |   |  |  |  |
|                  | то                  | PDF   | OV           | Z          | AC       | С |  |  |  |
|                  |                     | _   |              |            |          | _ |  |  |  |
| XORM A,[m]       | Logical X           | OR data m   | nemory wit   | h the accu | imulator |   |  |  |  |
| Description      |                     | Data in the indicated data memory and the accumulator perform a bitwise logical sive_OR operation. The result is stored in the data memory. The 0 flag is affected. |              |            |          |   |  |  |  |
| Operation        | $[m] \leftarrow AC$ | [m] ← ACC ″XOR″ [m]   |              |            |          |   |  |  |  |
| Affected flag(s) |                     |   |              |            |          |   |  |  |  |
|                  | то                  | PDF   | OV           | Z          | AC       | С |  |  |  |
|                  |                     |   |              |            |          |   |  |  |  |
| XOR A,x          | Logical X           | OR immed  | liate data t | o the accu | umulator |   |  |  |  |
| Description      |                     | Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR eration. The result is stored in the accumulator. The 0 flag is affected.     |              |            |          |   |  |  |  |
| Operation        | $ACC \gets A$       | $ACC \leftarrow ACC "XOR" x$  |              |            |          |   |  |  |  |
| Affected flag(s) |                     |   |              |            |          |   |  |  |  |
|                  | ТО                  | PDF   | OV           | Z          | AC       | С |  |  |  |


 $\sqrt{}$ 

\_



# Package Information

44-pin QFP (10×10) Outline Dimensions



| Symbol | Dimensions in mm |      |            |  |  |  |  |  |
|--------|------------------|------|------------|--|--|--|--|--|
|        | Min.             | Nom. | Max.       |  |  |  |  |  |
| A      | 13               |      | 13.40      |  |  |  |  |  |
| В      | 9.90             |      | 10.10      |  |  |  |  |  |
| С      | 13               |      | 13.40      |  |  |  |  |  |
| D      | 9.90             |      | 10.10      |  |  |  |  |  |
| E      | _                | 0.80 | _          |  |  |  |  |  |
| F      | _                | 0.30 | _          |  |  |  |  |  |
| G      | 1.90             |      | 2.20       |  |  |  |  |  |
| Н      |                  |      | 2.70       |  |  |  |  |  |
| I      |                  | 0.10 | _          |  |  |  |  |  |
| J      | 0.73             |      | 0.93       |  |  |  |  |  |
| К      | 0.10             | —    | 0.20       |  |  |  |  |  |
| α      | 0°               |      | <b>7</b> ° |  |  |  |  |  |



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

#### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright  $\ensuremath{\textcircled{O}}$  2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.