\\ \title{
450MHz, Low Power, Current Feedback\\ \title{
450MHz, Low Power, Current Feedback Video Operational Amplifier
} Video Operational Amplifier
}

## Features

- Wide - 3dB Bandwidth ( $\mathrm{A}_{\mathrm{V}}=+2$ ). . . . . . . . . . . . 450MHz
- Gain Flatness (To 250MHz) . . . . . . . . . . . . . . . . . . 0.8dB
- Very Fast Slew Rate ( $A_{V}=+2$ ) $1100 \mathrm{~V} / \mu \mathrm{s}$
- High Input Impedance 1.7M $\Omega$
- Differential Gain/Phase $\qquad$ 0.02\%/0.02 Degrees
- Low Supply Current 10 mA


## Applications

- Professional Video Processing
- Video Switchers and Routers
- Medical Imaging
- PC Multimedia Systems
- Video Distribution Amplifiers
- Flash Converter Drivers
- Radar/IF Processing


## Description

The HFA1109 is a high speed, low power, current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process. This amplifier features a unique combination of power and performance specifically tailored for video applications.

The HFA1109 is a standard pinout op amp. It is a higher performance, drop-in replacement (no feedback resistor change required) for the CLC409.
If a comparably performing op amp with an output disable function (useful for video multiplexing) is required, please refer to the HFA1149 data sheet.

## Ordering Information

| PART NUMBER <br> (BRAND) | TEMP. <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :---: |
| HFA1109IB (H1109) | -40 to 85 | 8 Ld SOIC | M8.15 |
| HFA11XXEVAL (Note) | DIP Evaluation Board for High Speed <br> Op Amps |  |  |

NOTE: Requires a SOIC-to-DIP adapter. See "Evaluation Board" section inside.

## Pinout

HFA1109 (SOIC)
TOP VIEW



## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| SOIC Package. | 170 |
| Maximum Junction Temperature (Die) | $175^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Plastic Package) | . $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s). . (Lead Tips Only) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

Temperature Range
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
2. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100\% duty cycle) output current must not exceed 30 mA for maximum reliability.

Electrical Specifications $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+2, R_{F}=250 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | (NOTE 3) TEST LEVEL | TEMP. <br> $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## INPUT CHARACTERISTICS

| Input Offset Voltage |  | A | 25 | - | 1 | 5 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | Full | - | 2 | 8 | mV |
| Average Input Offset Voltage Drift |  | B | Full | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage Common-Mode Rejection Ratio | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | 25 | 47 | 50 | - | dB |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | Full | 45 | 48 | - | dB |
| Input Offset Voltage Power Supply Rejection Ratio | $\Delta \mathrm{V}_{\text {PS }}= \pm 1.25 \mathrm{~V}$ | A | 25 | 50 | 53 | - | dB |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.25 \mathrm{~V}$ | A | Full | 47 | 51 | - | dB |
| Non-Inverting Input Bias Current |  | A | 25 | - | 4 | 10 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | 5 | 15 | $\mu \mathrm{A}$ |
| Non-Inverting Input Bias Current Drift |  | B | Full | - | 30 | - | $n \mathrm{n} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Input Bias Current Power Supply Sensitivity | $\Delta \mathrm{V}_{\text {PS }}= \pm 1.25 \mathrm{~V}$ | A | 25 | - | 0.5 | 1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.25 \mathrm{~V}$ | A | Full | - | 0.5 | 3 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input Bias Current |  | A | 25 | - | 2 | 10 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | 3 | 15 | $\mu \mathrm{A}$ |
| Inverting Input Bias Current Drift |  | B | Full | - | 40 | - | $n \mathrm{n} /{ }^{\circ} \mathrm{C}$ |
| Inverting Input Bias Current Common-Mode Sensitivity | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | 25 | - | 3 | 6 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | Full | - | 3 | 8 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input Bias Current Power Supply Sensitivity | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.25 \mathrm{~V}$ | A | 25 | - | 1.6 | 5 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.25 \mathrm{~V}$ | A | Full | - | 1.6 | 8 | $\mu \mathrm{A} / \mathrm{V}$ |
| Non-Inverting Input Resistance | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | 25, 85 | 0.8 | 1.7 | - | $\mathrm{M} \Omega$ |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | -40 | 0.5 | 1.4 | - | $\mathrm{M} \Omega$ |
| Inverting Input Resistance |  | B | 25 | - | 60 | - | $\Omega$ |
| Input Capacitance |  | B | 25 | - | 1.6 | - | pF |
| Input Voltage Common Mode Range (Implied by $\mathrm{V}_{\mathrm{IO}}$ CMRR, $+\mathrm{R}_{\mathrm{IN}}$, and ${ }^{-\mathrm{I}_{\mathrm{BIAS}}}$ CMS tests) |  | A | Full | $\pm 2$ | $\pm 2.5$ | - | V |

Electrical Specifications $V_{S U P P L Y}= \pm 5 \mathrm{~V}, A_{V}=+2, R_{F}=250 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 3) TEST LEVEL | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Noise Voltage Density (Note 4) | $\mathrm{f}=100 \mathrm{kHz}$ | B | 25 | - | 4 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Non-Inverting Input Noise Current Density (Note 4) | $\mathrm{f}=100 \mathrm{kHz}$ | B | 25 | - | 2.4 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Inverting Input Noise Current Density (Note 4) | $\mathrm{f}=100 \mathrm{kHz}$ | B | 25 | - | 40 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |

## TRANSFER CHARACTERISTICS

| Open Loop Transimpedance Gain (Note 4) |  | B | 25 | - | 500 | - | $\mathrm{k} \Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Stable Gain |  | B | Full | - | 1 | - | $\mathrm{V} / \mathrm{V}$ |

AC CHARACTERISTICS

| -3dB Bandwidth $\left(\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}_{\text {P-P }}\right.$, Note 4) | $A_{V}=-1, R_{F}=200 \Omega$ | B | 25 | 300 | 375 | - | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B | Full | 290 | 360 | - | MHz |
|  | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1,+\mathrm{R}_{\mathrm{S}}=550 \Omega \text { (PDIP), } \\ & +\mathrm{R}_{\mathrm{S}}=700 \Omega \text { (SOIC) } \end{aligned}$ | B | 25 | 280 | 330 | - | MHz |
|  |  | B | Full | 260 | 320 | - | MHz |
|  | $\mathrm{A}_{\mathrm{V}}=+2$ | B | 25 | 390 | 450 | - | MHz |
|  |  | B | Full | 350 | 410 | - | MHz |
| Gain Peaking | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | - | 0 | 0.2 | dB |
|  |  | B | Full | - | 0 | 0.5 | dB |
| $\begin{aligned} & \text { Gain Flatness } \\ & \left(A_{V}=+2, V_{\text {OUT }}=0.2 \mathrm{~V}_{\text {P-P }}, \text { Note } 4\right) \end{aligned}$ | To 125MHz | B | 25 | -1.0 | -0.45 | - | dB |
|  |  | B | Full | -1.1 | -0.45 | - | dB |
|  | To 200MHz | B | 25 | -1.6 | -0.75 | - | dB |
|  |  | B | Full | -1.7 | -0.75 | - | dB |
|  | To 250MHz | B | 25 | -1.9 | -0.85 | - | dB |
|  |  | B | Full | -2.2 | -0.85 | - | dB |
| $\begin{aligned} & \text { Gain Flatness } \\ & \left(\mathrm{A}_{\mathrm{V}}=+1,+\mathrm{R}_{\mathrm{S}}=550 \Omega\right. \text { (PDIP), } \\ & +\mathrm{R}_{\mathrm{S}}=700 \Omega \text { (SOIC), } \mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \text { Note 4) } \end{aligned}$ | To 125 MHz | B | 25 | $\pm 0.3$ | $\pm 0.1$ | - | dB |
|  |  | B | Full | $\pm 0.4$ | $\pm 0.1$ | - | dB |
|  | To 200MHz | B | 25 | $\pm 0.8$ | $\pm 0.35$ | - | dB |
|  |  | B | Full | $\pm 0.9$ | $\pm 0.35$ | - | dB |
|  | To 250MHz | B | 25 | $\pm 1.3$ | $\pm 0.6$ | - | dB |
|  |  | B | Full | $\pm 1.4$ | $\pm 0.6$ | - | dB |

## OUTPUT CHARACTERISTICS

| Output Voltage Swing, Unloaded (Note 4) | $A_{V}=-1, R_{L}=\infty$ | A | 25 | $\pm 3$ | $\pm 3.2$ | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | Full | $\pm 2.8$ | $\pm 3$ | - | $\checkmark$ |
| Output Current (Note 4) | $A_{V}=-1, R_{L}=75 \Omega$ | A | 25, 85 | $\pm 33$ | $\pm 36$ | - | mA |
|  |  | A | -40 | $\pm 30$ | $\pm 33$ | - | mA |
| Output Short Circuit Current | $A_{V}=-1$ | B | 25 | - | 120 | - | mA |
| Closed Loop Output Resistance (Note 4) | DC, $A_{V}=+1$ | B | 25 | - | 0.05 | - | $\Omega$ |
| Second Harmonic Distortion ( $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$, Note 4 ) | 20 MHz | B | 25 | - | -55 | - | dBc |
|  | 60 MHz | B | 25 | - | -57 | - | dBc |
| Third Harmonic Distortion ( $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$, Note 4 ) | 20MHz | B | 25 | - | -68 | - | dBc |
|  | 60 MHz | B | 25 | - | -60 | - | dBc |
| Reverse Isolation ( $\mathrm{S}_{12}$ ) | 30MHz | B | 25 | - | -65 | - | dB |

Electrical Specifications $V_{S U P P L Y}= \pm 5 \mathrm{~V}, A_{V}=+2, R_{F}=250 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { (NOTE 3) } \\ \text { TEST } \\ \text { LEVEL } \end{gathered}$ | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSIENT CHARACTERISTICS |  |  |  |  |  |  |  |
| Rise and Fall Times | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 1.1 | 1.3 | ns |
|  |  | B | Full | - | 1.1 | 1.4 | ns |
| Overshoot | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 0 | 2 | \% |
|  |  | B | Full | - | 0.5 | 5 | \% |
| Slew Rate | $\begin{aligned} & A_{V}=-1, R_{F}=200 \Omega \\ & V_{\text {OUT }}=5 V_{P-P} \end{aligned}$ | B | 25 | 2300 | 2600 | - | V/ $\mu \mathrm{s}$ |
|  |  | B | Full | 2200 | 2500 | - | V/us |
|  | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\mathrm{OUT}}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & +\mathrm{R}_{\mathrm{S}}=550 \Omega \text { (PDIP), } \\ & +\mathrm{R}_{\mathrm{S}}=700 \Omega \text { (SOIC) } \end{aligned}$ | B | 25 | 475 | 550 | - | V/ us |
|  |  | B | Full | 430 | 500 | - | V/us |
|  | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | 940 | 1100 | - | V/ $\mu \mathrm{s}$ |
|  |  | B | Full | 800 | 950 | - | V/us |
| Settling Time <br> ( $\mathrm{V}_{\text {OUT }}=+2 \mathrm{~V}$ to 0 V step, Note 4 ) | To 0.1\% | B | 25 | - | 19 | - | ns |
|  | To 0.05\% | B | 25 | - | 23 | - | ns |
|  | To 0.01\% | B | 25 | - | 36 | - | ns |
| Overdrive Recovery Time | $\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}$ | B | 25 | - | 5 | - | ns |
| VIDEO CHARACTERISTICS |  |  |  |  |  |  |  |
| Differential Gain ( $\mathrm{f}=3.58 \mathrm{MHz}$ ) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.02 | 0.06 | \% |
|  |  | B | Full | - | 0.03 | 0.09 | \% |
|  | $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | 25 | - | 0.04 | 0.09 | \% |
|  |  | B | Full | - | 0.05 | 0.12 | \% |
| Differential Phase ( $\mathrm{f}=3.58 \mathrm{MHz}$ ) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.02 | 0.06 | Degrees |
|  |  | B | Full | - | 0.02 | 0.06 | Degrees |
|  | $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | 25 | - | 0.05 | 0.09 | Degrees |
|  |  | B | Full | - | 0.06 | 0.13 | Degrees |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |  |
| Power Supply Range |  | C | 25 | $\pm 4.5$ | - | $\pm 5.5$ | V |
| Power Supply Current (Note 4) |  | A | 25 | - | 9.6 | 10 | mA |
|  |  | A | Full | - | 10 | 11 | mA |

## NOTES:

3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
4. See Typical Performance Curves for more information.

## Application Information

## Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $R_{F}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HFA1109 design is optimized for a $250 \Omega R_{F}$ at a gain of +2 . Decreasing $R_{F}$ decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a trade-off of stability for bandwidth.

TABLE 1. OPTIMUM FEEDBACK RESISTOR

| GAIN (ACL) | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | BANDWIDTH (MHz) |
| :---: | :---: | :---: |
| -1 | 200 | 400 |
| +1 | $250\left(+\mathrm{R}_{\mathbf{S}}=550 \Omega\right)$ PDIP |  |
| $250\left(+\mathrm{R}_{\mathrm{S}}=700 \Omega\right)$ SOIC | 350 |  |
| +2 | 250 | 450 |
| +5 | 100 | 160 |
| +10 | 90 | 70 |

Table 1 lists recommended $R_{F}$ values, and the expected bandwidth, for various closed loop gains. For a gain of +1 , a resistor (+ $\mathrm{R}_{\mathrm{S}}$ ) in series with +IN is required to reduce gain peaking and increase stability

## PC Board Layout

The frequency response of this amplifier depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must! Attention should be given to decoupling the power supplies. A large value ( $10 \mu \mathrm{~F}$ ) tantalum in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.
Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.
Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. Thus it is recommended that the ground plane be removed under traces connected to -IN, and connections to -IN should be kept as short as possible.

## Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possi-
ble oscillations. In most cases, the oscillation can be avoided by placing a resistor $\left(R_{S}\right)$ in series with the output prior to the capacitance.
$R_{S}$ and $C_{L}$ form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth. By decreasing $R_{S}$ as $C_{L}$ increases, the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth still decreases as the load capacitance increases.

## Evaluation Board

The performance of the HFA1105 may be evaluated using the HFA11XX Evaluation Board and a SOIC to DIP adaptor like the Aries Electronics Part Number 14-350000-10. The layout and schematic of the board are shown in Figure 1.

Please contact your local sales office for information. When evaluating this amplifier, the two $510 \Omega$ gain setting resistors on the evaluation board should be changed to $250 \Omega$.

BOARD SCHEMATIC


TOP LAYOUT


BOTTOM LAYOUT


FIGURE 1. EVALUATION BOARD SCHEMATIC AND LAYOUT

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $R_{L}=100 \Omega$, Unless Otherwise Specified


FIGURE 2. SMALL SIGNAL PULSE RESPONSE


FIGURE 4. SMALL SIGNAL PULSE RESPONSE


FIGURE 6. SMALL SIGNAL PULSE RESPONSE


FIGURE 3. LARGE SIGNAL PULSE RESPONSE


FIGURE 5. LARGE SIGNAL PULSE RESPONSE


FIGURE 7. LARGE SIGNAL PULSE RESPONSE

Typical Performance Curves $V_{S U P P L Y}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 8. SMALL SIGNAL PULSE RESPONSE


FIGURE 10. FREQUENCY RESPONSE


FIGURE 12. GAIN FLATNESS


FIGURE 9. LARGE SIGNAL PULSE RESPONSE


FIGURE 11. FREQUENCY RESPONSE


FIGURE 13. OPEN LOOP TRANSIMPEDANCE

Typical Performance Curves $V_{S U P P L Y}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 14. 2nd HARMONIC DISTORTION vs Pout


FIGURE 16. 2nd HARMONIC DISTORTION vs Pout


FIGURE 18. 2nd HARMONIC DISTORTION vs FREQUENCY


FIGURE 15. 3rd HARMONIC DISTORTION vs Pout


FIGURE 17. 3rd HARMONIC DISTORTION vs Pout


FIGURE 19. 3rd HARMONIC DISTORTION vs FREQUENCY

Typical Performance Curves $\mathrm{V}_{\mathrm{SUPPLY}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 20. CLOSED LOOP OUTPUT RESISTANCE


FIGURE 22. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 24. INPUT NOISE CHARACTERISTICS


FIGURE 21. OUTPUT VOLTAGE vs TEMPERATURE


FIGURE 23. SUPPLY CURRENT vs TEMPERATURE


FIGURE 25. SETTLING RESPONSE

## Die Characteristics

DIE DIMENSIONS:
59 mils $\times 80$ mils $\times 19$ mils
$1500 \mu \mathrm{~m} \times 2020 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu(2\%)/TiW
Thickness: Metal 1: $8 \mathrm{k} \AA \pm 0.4 \mathrm{k} \AA$
Type: Metal 2: AICu(2\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

## GLASSIVATION:

Type: Nitride
Thickness: 4k $\AA \pm .5 \mathrm{k} \AA$
TRANSISTOR COUNT:

SUBSTRATE POTENTIAL (Powered Up):
Floating (Recommend Connection to V-)

Metallization Mask Layout
HFA1109


## Small Outline Plastic Packages (SOIC)



## NOTES:

M8. 15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |  |  |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |  |  |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |  |  |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |  |  |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |  |  |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |  |  |
| e | 0.050 BSC |  | 1.27 BSC |  | - |  |  |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |  |  |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |
| N | 8 |  |  | 8 |  |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |

Rev. 0 12/93

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch$)$.
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

