

Radiation Hardened 4 Bit Binary Full Adder with Fast Carry

September 1995

Features

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm²/mg
- Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10¹² RAD (Si)/s
- Dose Rate Upset >10¹⁰ RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Compatibility
 - VIL = 0.8V Max
 - VIH = VCC/2V Min
- Input Current Levels Ii $\leq 5\mu A$ at VOL, VOH

Description

The Intersil HCTS283MS is a Radiation Hardened 4 bit binary full adder with fast carry that adds two 4 bit binary numbers and generates a carry-out bit if the sum exceeds 15.


This device can be used in positive or negative logic. When using positive logic the carry-in input must be tied low, if there is no carry-in.

The HCTS283MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCTS283MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

Pinouts

16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW




16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCTS283DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCTS283KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCTS283D/Sample	+25°C	Sample	16 Lead SBDIP
HCTS283K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCTS283HMSR	+25°C	Die	Die



Absolute Maximum Ratings

Reliability Information

Supply Voltage	5V to +7.0V	Thermal Resistance
Input Voltage Range, All Inputs0.5V to	VCC +0.5V	SBDIP Package
DC Input Current, Any One Input	±10mA	Ceramic Flatpack P
DC Drain Current, Any One Output	±25mA	Maximum Package Po
(All Voltage Reference to the VSS Terminal)		SBDIP Package
Storage Temperature Range (TSTG)65°C	to +150°C	Ceramic Flatpack P
Lead Temperature (Soldering 10sec)	+265°C	If device power exce
Junction Temperature (TJ)	+175°C	heat sinking or derate
ESD Classification	Class 1	SBDIP Package

Thermal Resistance	θ_{JA}	θ_{JC}
SBDIP Package	73°C/W	24°C/W
Ceramic Flatpack Package	114°C/W	29°C/W
Maximum Package Power Dissipation at +125	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.44W
If device power exceeds package dissipati	ion capabili	ty, provide
heat sinking or derate linearly at the following	rate:	
SBDIP Package	1	3.7mW/°C
Ceramic Flatpack Package		8.8mW/°C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

Operating Conditions

Supply Voltage	Input Low Voltage (VIL)
Operating Temperature Range (T _A)55°C to +125°C	Input High Voltage (VIH) 2.0V to VCC
Input Rise and Fall Times at 4.5V VCC (TR, TF) 10ns/V Max	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)			LIMITS		
PARAMETER	SYMBOL	CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μΑ
		VIN = VCC of GND	2, 3	+125°C, -55°C	-	750	μΑ
Delta ICC	DICC	VCC = 5.5V, VIN = VCC or GND, 1 Input at 2.4V	1	+25°C	-	1.6	mA
		GND, 1 input at 2.4V	2, 3	+125°C, -55°C	-	3.2	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
(SIIIK)		(Note 2)	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	IOH	VCC = VIH = 4.5V, VOUT = VCC - 0.4V,	1	+25°C	-4.8	-	mA
(Source)		VIL = 0V (Note 2)	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 2.75V, IOL = 50μA, VIL = 0.80V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, IOH = -50μA, VIL = 0.80V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or	1	+25°C	-	±0.5	μΑ
Current		GND	2, 3	+125°C, -55°C	-	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.80V (Note 3)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

NOTES:

- 1. All voltages referenced to device GND.
- 2. Force/Measure functions may be interchanged.
- 3. For functional tests VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTEC 4 2)	GROUP		LIMITS		
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	23	ns
CIN to S0		VIL = 0V	10, 11	+125°C, -55°C	2	27	ns
	TPHL	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	26	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	30	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	27	ns
CIN to S1		VIL = 0V	10, 11	+125°C, -55°C	2	31	ns
	TPHL	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	30	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	35	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	31	ns
CIN to S2 CIN to COUT		VIL = 0V	10, 11	+125°C, -55°C	2	37	ns
Î	TPHL	VCC = 4.5V, VIH = 3.0V, VIL = 0V	9	+25°C	2	34	ns
			10, 11	+125°C, -55°C	2	40	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	9	+25°C	2	38	ns
CIN to S3			10, 11	+125°C, -55°C	2	47	ns
	TPHL	TPHL VCC = 4.5V, VIH = 3.0V, VIL = 0V	9	+25°C	2	40	ns
			10, 11	+125°C, -55°C	2	48	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	9	+25°C	2	53	ns
An, Bn to COUT			10, 11	+125°C, -55°C	2	67	ns
	TPHL	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	54	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	63	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	50	ns
An, Bn to Sn		VIL = 0V	10, 11	+125°C, -55°C	2	63	ns
	TPHL	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	60	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	73	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Input Capacitance	CIN	VCC = 5V, VIH = 5V, VIL = 0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C, -55°C	-	10	pF
Output Transition	TTHL,	VCC = 4.5V, VIH = 4.5V,	1	+25°C	-	15	ns
Time	me TTLH VIL = 0V		1	+125°C, -55°C	-	22	ns
Capacitance Power	CPD	VCC = 5.5V, f = 1MHz	1	+25°C	-	250	pF
Dissipation			1	+125°C, -55°C	-	315	pF

NOTE:

^{1.} The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 1)		200K RAD LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Delta ICC	DICC	VCC = 5.5V, VIN = VCC or GND, 1 Input at 2.4V	+25°C	-	3.2	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5, VOUT = 0.4V, VIL = 0V	+25°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5, VOUT = VCC -0.4V VIL = 0V	+25°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, VIL = 0.80V, IOL = 50μA	+25°C	-	0.1	V
		VCC = 5.5V, VIH = 2.75V, VIL = 0.80V, IOL = 50μA	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, VIL = 0.80V, IOL = 50μA	+25°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, VIL = 0.80V, IOL = 50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.80V, (Note 2)	+25°C	-	-	-
Propgation Delay CIN to S0	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	27	ns
CIN 10 50	TPHL	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	30	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	31	ns
CIN to S1		VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	35	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	37	ns
CIN to S2, CIN to COUT	TPHL	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	40	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	47	ns
CIN to S3	TPHL	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	48	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	67	ns
An, Bn to COUT	TPHL	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	63	ns
Propagation Delay	TPLH	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	63	ns
An, Bn to Sn	TPHL	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	73	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. For functional tests VO \geq 4.0V is recognized as a logic "1", and VO \leq 0.5V is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

TABLE 6. APPLICABLE SUBGROUPS

CONFORMA	CONFORMANCE GROUPS		GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-I	n)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postbu	rn-ln)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postb	urn-ln)	100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postb	Interim Test III (Postburn-In)		1, 7, 9	ICC, IOL/H
PDA	PDA		1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11, (Note 2)
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D	-	Sample/5005	1, 7, 9	

NOTES:

- 1. Alternate Group A, in accordance with Method 5005 of MIL-STD-883, may be exercised.
- 2. Table 5 parameters only.

TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TE	ST	READ AND RECORD		
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD	
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)	

NOTE: 1. Except FN Test which will be performed 100% Go/No-Go.

TABLE 8. STATIC BURN-IN AND DYNAMIC

				OSCILLATOR			
OPEN	GROUND	1/2 VCC = 3V \pm 0.5V	$\text{VCC} = 6\text{V} \pm 0.5\text{V}$	50kHz	25kHz		
STATIC BURN-IN I TE	STATIC BURN-IN I TEST CONNECTIONS (Note 1)						
1, 4, 9, 10, 13	2, 3, 5, 6, 7, 8, 11, 12, 14, 15	-	16	-	-		
STATIC BURN-IN II T	EST CONNECTIONS (N	Note 1)					
1, 4, 9, 10, 13	8	-	2, 3, 5, 6, 7, 11, 12, 14, 15, 16	-	-		
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)							
-	8	1, 4, 9, 10, 13	16	2, 6, 7, 11, 15	3, 5, 12, 14		

NOTES:

- 1. Each pin except VCC and GND will have a resistor of $10 k\Omega \pm 5\%$ for static burn-in
- 2. Each pin except VCC and GND will have a resistor of 1K $\Omega \pm 5\%$ for dynamic burn-in

TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	$VCC = 5V \pm 0.5V$
1, 4, 9, 10, 13	8	2, 3, 5, 6, 7, 11, 12, 14, 15, 16

NOTE: Each pin except VCC and GND will have a resistor of 47K Ω \pm 5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009


Sample - Group A, Method 5005 (Note 4)


100% Data Package Generation (Note 5)

NOTES:


- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
 - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
 - · Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
 - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test
 equipment, etc. Radiation Read and Record data on file at Intersil.
 - X-Ray report and film. Includes penetrometer measurements.
 - · Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
 - Lot Serial Number Sheet (Good units serial number and lot number).
 - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
 - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

Propagation Delay Timing Diagram and Load Circuit





Transition Timing Diagram



AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	3.00	V
VIL	0.0	V
VS	1.30	V
GND	0.0	V

Die Characteristics

DIE DIMENSIONS:

78 x 86 mils 2.21mm x 2.19mm

METALLIZATION:

Type: SiAl

Metal Thickness: 11kÅ ± 1kÅ

GLASSIVATION:

Type: SiO₂

Thickness: 13kÅ ± 2.6kÅ


WORST CASE CURRENT DENSITY: <2.0 x 10⁵A/cm²

BOND PAD SIZE:

 $100\mu m \times 100\mu m$ 4 x 4 mils

Metallization Mask Layout

HCTS283MS



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com