


- PERFORMANCE (1.8 GHz)
  - ◆ 33 dBm Output Power ( $P_{1dB}$ )
  - ◆ 14 dB Power Gain ( $G_{1dB}$ )
  - ◆ 46 dBm Output IP3
  - ◆ 10V Operation
  - ◆ 50% Power-Added Efficiency
  - ◆ Evaluation Boards Available
  - ◆ Design Data Available on Website
  - ◆ Usable Gain to 4GHz



SEE PACKAGE OUTLINE FOR MARKING CODE

- DESCRIPTION AND APPLICATIONS

The FPD2000AS is a packaged depletion mode AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT), optimized for power applications in L-Band. The surface-mount package has been optimized for low parasitics.

Typical applications include drivers or output stages in PCS/Cellular base station transmitter amplifiers, as well as other power applications in WLL/WLAN amplifiers.

- ELECTRICAL SPECIFICATIONS AT 22°C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>RF SPECIFICATIONS MEASURED AT <math>f = 1.8</math> GHz USING CW SIGNAL</b>						
Power at 1dB Gain Compression	$P_{1dB}$	$V_{DS} = 10V$ ; $I_{DS} = 350$ mA $\Gamma_S$ and $\Gamma_L$ tuned for Optimum IP3	32	33		dBm
Power Gain at dB Gain Compression	$G_{1dB}$	$V_{DS} = 10V$ ; $I_{DS} = 350$ mA $\Gamma_S$ and $\Gamma_L$ tuned for Optimum IP3	12.5	14.0		
Maximum Stable Gain $S_{21}/S_{12}$	MSG	$V_{DS} = 10$ V; $I_{DS} = 350$ mA $P_{IN} = 0$ dBm, $50\Omega$ system		20		dB
Power-Added Efficiency at 1dB Gain Compression	PAE	$V_{DS} = 10V$ ; $I_{DS} = 350$ mA $\Gamma_S$ and $\Gamma_L$ tuned for Optimum IP3		45		%
3 <sup>rd</sup> -Order Intermodulation Distortion	IP3	$V_{DS} = 10V$ ; $I_{DS} = 350$ mA $\Gamma_S$ and $\Gamma_L$ tuned for Optimum IP3 $P_{OUT} = 22$ dBm (single-tone level)		-47	-44	dBc
Saturated Drain-Source Current	$I_{DSS}$	$V_{DS} = 1.3$ V; $V_{GS} = 0$ V	975	1150	1325	mA
Maximum Drain-Source Current	$I_{MAX}$	$V_{DS} = 1.3$ V; $V_{GS} \cong +1$ V		1800		mA
Transconductance	$G_M$	$V_{DS} = 1.3$ V; $V_{GS} = 0$ V		1200		mS
Gate-Source Leakage Current	$I_{GSO}$	$V_{GS} = -3$ V		35	85	$\mu$ A
Pinch-Off Voltage	$ V_P $	$V_{DS} = 1.3$ V; $I_{DS} = 4$ mA	0.7	0.9	1.4	V
Gate-Source Breakdown Voltage	$ V_{BDGS} $	$I_{GS} = 4$ mA	14	16		V
Gate-Drain Breakdown Voltage	$ V_{BDGD} $	$I_{GD} = 4$ mA	20	22		V
Thermal Resistivity (channel-to-case)	$\Theta_{CC}$	See Note on following page		20		$^{\circ}$ C/W

- **RECOMMENDED OPERATING BIAS CONDITIONS**

Drain-Source Voltage: From 5V to 10V  
 Quiescent Current: From 25% I<sub>DSS</sub> to 55% I<sub>DSS</sub>

- **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Parameter	Symbol	Test Conditions	Min	Max	Units
Drain-Source Voltage	V <sub>DS</sub>	-3V < V <sub>GS</sub> < +0V		12	V
Gate-Source Voltage	V <sub>GS</sub>	0V < V <sub>DS</sub> < +8V		-3	V
Drain-Source Current	I <sub>DS</sub>	For V <sub>DS</sub> > 2V		I <sub>DSS</sub>	mA
Gate Current	I <sub>G</sub>	Forward / Reverse current		+15/-2	mA
RF Input Power <sup>2</sup>	P <sub>IN</sub>	Under any acceptable bias state		900	mW
Channel Operating Temperature	T <sub>CH</sub>	Under any acceptable bias state		175	°C
Storage Temperature	T <sub>STG</sub>	Non-Operating Storage	-40	150	°C
Total Power Dissipation	P <sub>TOT</sub>	See De-Rating Note below		7.6	W
Gain Compression	Comp.	Under any bias conditions		5	dB
Simultaneous Combination of Limits <sup>3</sup>		2 or more Max. Limits		80	%

<sup>1</sup>T<sub>Ambient</sub> = 22°C unless otherwise noted      <sup>2</sup>Max. RF Input Limit must be further limited if input VSWR > 2.5:1

<sup>3</sup>Users should avoid exceeding 80% of 2 or more Limits simultaneously

**Notes:**

- Operating conditions that exceed the Absolute Maximum Ratings will result in permanent damage to the device.
- Total Power Dissipation defined as: P<sub>TOT</sub> ≡ (P<sub>DC</sub> + P<sub>IN</sub>) – P<sub>OUT</sub>, where:  
     P<sub>DC</sub>: DC Bias Power  
     P<sub>IN</sub>: RF Input Power  
     P<sub>OUT</sub>: RF Output Power

- Total Power Dissipation to be de-rated as follows above 22°C:  
     P<sub>TOT</sub> = 7.6 - (0.05W/°C) x T<sub>PACK</sub>  
     where T<sub>PACK</sub> = source tab lead temperature above 22°C  
     (coefficient of de-rating formula is the Thermal Conductivity)

Example: For a 55°C source lead temperature: P<sub>TOT</sub> = 7.6 - (0.05 x (55 – 22)) = 5.95W

- **For optimum heatsinking, metal-filled through (Source) via holes should be used directly below the central metallized ground pad on the bottom of the package.**
- *Note on Thermal Resistivity:* The nominal value of 20°C/W is measured with the package mounted on a large heatsink with thermal compound to ensure adequate (unsoldered) contact. The package temperature is referred to the Source leads.


- **HANDLING PRECAUTIONS**

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A per ESD-STM5.1-1998, Human Body Model. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

- BIASING GUIDELINES

- Active bias circuits provide good performance stabilization over variations of operating temperature, but require a larger number of components compared to self-bias or dual-biased. Such circuits should include provisions to ensure that Gate bias is applied before Drain bias, otherwise the pHEMT may be induced to self-oscillate. Contact your Sales Representative for additional information.
- Dual-bias circuits are relatively simple to implement, but will require a regulated negative voltage supply for depletion-mode devices such as the FPD2000AS.
- Self-biased circuits employ an RF-bypassed Source resistor to provide the negative Gate-Source bias voltage, and such circuits provide some temperature stabilization for the device. A nominal value for circuit development is  $1.43 \Omega$  for the recommended 200mA operating point. This approach will require a DC Source resistor capable of at least 200mW dissipation.
- The recommended 350mA bias point is nominally a Class AB mode. A small amount of RF gain expansion prior to the onset of compression is normal for this operating point.



- PACKAGE OUTLINE  
(dimensions in millimeters – mm)




<p><b>PACKAGE MARKING CODE</b></p> <p><b>Example:</b></p> <p style="text-align: center;"><b>f1ZD</b> <b>P2F</b></p> <p><b>f = Filtronic</b> <b>1ZD = Lot and Date Code</b> <b>P2F = Status, Part Code, Part Type</b></p>
--


All information and specifications subject to change without notice.



- TYPICAL RF PERFORMANCE ( $V_{DS} = 10V$   $I_{DS} = 350mA$   $f = 2000$  MHz):






Note: Graph above shows Input and Output power as single carrier or single-tone levels.





- RF PERFORMANCE OVER FREQUENCY:

**FPD2000AS at VDS = 10V and IDS = 350mA**

**FPD2000AS at VDS = 10V and IDS = 350mA**
