


PRELIMINARY

- FEATURES (1.8 GHz)
 - 31 dBm Linear Output Power
 - 16 dB Power Gain
 - Useable Gain to 10 GHz
 - ♦ 41 dBm Output IP3
 - Maximum Stable Gain of 20 dB
 - ◆ 50% Power-Added Efficiency
 - 10V Operation / Plated Source Thru-Vias



DESCRIPTION AND APPLICATIONS

The FPD1000V is a discrete depletion mode AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT), optimized for power applications in L- and C-Bands. The FPD1000V includes Source plated thru-vias, and does not require wire bonds to the Source.

Typical applications include drivers or output stages in PCS/Cellular base station transmitter amplifiers, as well as other power applications in WLL/WLAN amplifiers.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units					
RF SPECIFICATIONS MEASURED AT $f = 1.85$ GHz USING CW SIGNAL											
Power at 1dB Gain Compression	P _{1dB}	$V_{DS} = 10V; I_{DS} = 200 \text{ mA}$	30	31		dBm					
		Γ_{S} and Γ_{L} tuned for Optimum IP3									
Power Gain at dB Gain Compression	G _{1dB}	$V_{DS} = 10V; I_{DS} = 200 \text{ mA}$	14.5	16.0							
		Γ_{S} and Γ_{L} tuned for Optimum IP3									
Maximum Stable Gain	MSG	$V_{DS} = 10 \text{ V}; I_{DS} = 200 \text{mA}$		20		dB					
S_{21}/S_{12}		$P_{IN} = 0 dBm, 50\Omega$ system									
Power-Added Efficiency	PAE	$V_{DS} = 10V; I_{DS} = 200 \text{ mA}$		50		%					
at 1dB Gain Compression		Γ_{S} and Γ_{L} tuned for Optimum IP3									
3 rd -Order Intermodulation Distortion	IM3	$V_{DS} = 10V; I_{DS} = 200 \text{ mA}$									
Γ_{S} and Γ_{L} tuned for Optimum IP3		$P_{OUT} = 19 \text{ dBm}$ (single-tone level)		-46	-44	dBc					
Saturated Drain-Source Current	I _{DSS}	$V_{DS} = 1.3 V; V_{GS} = 0 V$	480	650	720	mA					
Maximum Drain-Source Current	I _{MAX}	$V_{DS} = 1.3 \text{ V}; V_{GS} \cong +1 \text{ V}$		1100		mA					
Transconductance	G _M	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$		720		mS					
Gate-Source Leakage Current	I _{GSO}	$V_{GS} = -3 V$		20	50	μΑ					
Pinch-Off Voltage	$ \mathbf{V}_{\mathbf{P}} $	$V_{DS} = 1.3 \text{ V}; I_{DS} = 2.4 \text{ mA}$	0.7	0.9	1.4	V					
Gate-Source Breakdown Voltage	V _{BDGS}	$I_{GS} = 2.4 \text{ mA}$	6	8		V					
Gate-Drain Breakdown Voltage	V _{BDGD}	$I_{GD} = 2.4 \text{ mA}$	20	22		V					
Thermal Resistivity	$\Theta_{\rm CC}$	See Note on following page		22		°C/W					

• ELECTRICAL SPECIFICATIONS AT 22°C

Phone: +1 408 850-5790 Fax: +1 408 850-5766 http://www.filtronic.co.uk/semis

Revised: 4/29/05 Email: sales@filcsi.com



RECOMMENDED OPERATING BIAS CONDITIONS

Drain-Source Voltage:From 5V to 10VQuiescent Current:From 25% I_{DSS} to 55% I_{DSS}

ABSOLUTE MAXIMUM RATINGS¹

Parameter	Symbol	Test Conditions	Min	Max	Units
Drain-Source Voltage	V _{DS}	$-3V < V_{GS} < +0V$		12	V
Gate-Source Voltage	V _{GS}	$0V < V_{DS} < +8V$		-3	V
Drain-Source Current	I _{DS}	For $V_{DS} > 2V$		I _{DSS}	mA
Gate Current	I _G	Forward or reverse current		+20/-20	mA
RF Input Power ²	P _{IN}	Under any acceptable bias state		575	mW
Channel Operating Temperature	T _{CH}	Under any acceptable bias state		175	°C
Storage Temperature	T _{STG}	Non-Operating Storage	-40	150	°C
Total Power Dissipation	P _{TOT}	See De-Rating Note below		7.0	W
Gain Compression	Comp.	Under any bias conditions		5	dB
Simultaneous Combination of Limits ³		2 or more Max. Limits		80	%

 ${}^{1}T_{Ambient} = 22^{\circ}C$ unless otherwise noted ${}^{2}Max$. RF Input Limit must be further limited if input VSWR > 2.5:1 ${}^{3}Users$ should avoid exceeding 80% of 2 or more Limits simultaneously

Notes:

- Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
- Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib.
- Power Dissipation defined as: $P_{TOT} \equiv (P_{DC} + P_{IN}) P_{OUT}$, where

P_{DC}: DC Bias Power

P_{IN}: RF Input Power

P_{OUT}: RF Output Power

Absolute Maximum Power Dissipation to be de-rated as follows above 22°C:

 $P_{TOT} = 7.0W - (0.046W/^{\circ}C) \times T_{HS}$

where T_{HS} = heatsink or ambient temperature above 22°C

Example: For a 85°C heatsink temperature: $P_{TOT} = 7.0W - (0.046 \text{ x} (85 - 22)) = 4.1W$

HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. This product has be tested to Class 1A (> 250V but < 500V) using JESD22 A114, Human Body Model, and to Class A, (< 200V) using JESD22 A115, Machine Model.

ASSEMBLY INSTRUCTIONS

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 1.0 mil (0.025 mm) gold wire. Stage temperature should be 250-260°C.




APPLICATIONS NOTES & DESIGN DATA

Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site.

• BONDING DIAGRAM

Note: 25 μ m (0.001 in.) gold wire is recommended. No Source wire bonds are needed, device features Source thru-vias.



All information and specifications are subject to change without notice.