

EMIF06-1502M12

IPAD™

6 line low capacitance EMI filter and ESD protection in Micro QFN package

Main product characteristics

Where EMI filtering in ESD sensitive equipment is required:

- LCD & CAMERA for Mobile phones
- Computers and printers
- Communication systems
- MCU Boards

Description

The EMIF06-1502M12 is a 6 line highly integrated device designed to suppress EMI/RFI noise in all systems exposed to electromagnetic interference.

This filter includes ESD protection circuitry, which prevents damage to the application when subjected to ESD surges up to 15 kV on the input pins.

Benefits

- EMI asymmetrical (I/O) low-pass filter
- High efficiency in EMI filtering
- Very low PCB space consuming: 2.5 mm x 1.5 mm
- Very thin package: 0.6 mm max
- High efficiency in ESD suppression on inputs pins (IEC 61000-4-2 level 4).
- High reliability offered by monolithic integration
- High reducing of parasitic elements through integration and wafer level packaging.
- Lead free package


Complies with following standards:

IEC 61000-4-2

level 4 input pins


15kV (air discharge) 8kV (contact discharge)

MIL STD 883E - Method 3015-6 Class 3 (all pins)




Micro QFN 2.5 mm x 1.5 mm (bottom view)

Pin configuration (top view)



Basic cell configuration



Order code

Part number	Marking		
EMIF06-1502M12	E		

TM: IPAD is a trademark of STMicroelectronics


1 Characteristics

Table 1.Absolute ratings (limiting values at $T_{amb} = 25^{\circ}$ C unless otherwise specified)

Symbol	Parameter	Value	Unit
V _{PP}	ESD discharge IEC 61000-4-2 air discharge on input pins ESD discharge IEC 61000-4-2 contact discharge on input pins	15 8	kV
Тj	Junction temperature	125	°C
T _{op}	Operating temperature range	-40 to + 85	°C
T _{stg}	Storage temperature range	-55 to +150	°C


Table 2.Electrical characteristics ($T_{amb} = 25^{\circ}$ C)


Symbol	Parameter		
V_{BR}	Breakdown voltage		
I _{RM}	eakage current @ V _{RM}		
V _{RM}	Stand-off voltage		
V _{CL}	Clamping voltage		
R _d	Dynamic resistance		
I _{PP}	Peak pulse current		
R _{I/O}	Series resistance between Input & Output		
C _{line}	Input capacitance per line		



Symbol	Test conditions		Тур.	Max.	Unit
V _{BR}	I _R = 1 mA	6	8	10	V
I _{RM}	V _{RM} = 3 V per line			100	nA
R _{I/O}	Tolerance ± 10%	153	170	187	Ω
C _{line}	V_R = 2.5 V DC, V_{OSC} = 30 mV, F = 1 MHz		14		pF

Figure 1. S21(dB) attenuation measurement Figure 2. Analog cross talk measurements





57

Figure 3.ESD response to IEC 61000-4-2
(+15 kV air discharge) on one input
(V_{in}) and on one output (V_{out})Figure 4.ESD response to IEC 61000-4-2
(- 15 kV air discharge) on one input
(V_{in}) and on one output (V_{out})






Figure 5. Line capacitance versus reverse voltage applied (typical value)



2 Ordering information scheme





3 Package information


	Ref
	Α
	A1
<u>** + </u>	b
	D
□ D2	D2
	E
	E2
	е
│	k
-ㅋ =-	L

Table 3.	QFN 2.5 x 1.5 package dimension	s
	a n Lio x no puonago annonoion	-


	Dimensions				Dimer			
Ref	Millimeters		inches					
	MIN	ТҮР	MAX	MIN	ТҮР	MAX		
А	0.50	0.55	0.60	0.20	0.22	0.24		
A1	0.00	0.02	0.05	0.00	0.01	0.02		
b	0.15	0.18	0.25	0.06	0.07	0.10		
D		2.50			0.98			
D2	1.70	1.80	1.90	0.67	0.71	0.75		
E		1.50			0.59			
E2	0.30	0.40	0.50	0.12	0.16	0.24		
е		0.40			0.16			
k	0.20			0.08				
L	0.25	0.30	0.35	0.10	0.12	0.14		

Figure 6. Footprint

Figure 7. Marking








In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.



4 Recommendation on PCB assembly

4.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil Opening Dimensions: L (Length), W (Width), T (Thickness).



b) General Design Rule Stencil thickness (T) = 75 ~ 125 μm

Aspect Ratio =
$$\frac{VV}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L+W)} \ge 0.66$$

- 2. Reference design
 - a) Stencil opening thickness: 100 µm
 - b) Stencil opening for central exposed pad: Opening to footprint ratio is 50%. Example: Stencil opening L = 1224 μ m, W = 300 μ m, Footprint (see *Figure 6.*) L = 1800 μ m, W = 400 μ m.
 - c) Stencil opening for leads: Opening to footprint ratio is 90%.
 Example: Stencil opening L = 570 μm, W = 190 μm,
 Footprint (see *Figure 6.*) L = 600 μm, W = 200 μm.

4.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed
- 4. Solder paste with fine particles: powder particle size is 20-45 $\mu m.$

4.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of \pm 0.05 mm is recommended.




- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

4.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

4.5 Reflow profile



Parameters	Tin-lead Alloy	Lead-Free Alloy
Parameters	[SnPb - SnPbAg]	[SnAgCu]
Pre-heating rate	≤2.5° C/s	⊴2.5° C/s
Soaking temp.	120-180° C	140-180° C
Soaking time	80-120 s	80-180 s
Peak temperature	210-240° C	245-260° C
Reflow time above liquidus	40-80 s	40-140 s
Cool down rate	< 6° C/s	< 6° C/s

Note:

Minimize air convection currents in the reflow oven to avoid component movement.



5 Ordering information

Part number	Marking	Package	Weight	Base qty	Delivery mode
EMIF06-1502M12	E	Micro QFN	6 mg	3000	Tape and reel (7")

6 Revision history

Date	Revision	Changes	
12-Dec-2005	1	Initial release.	
3-Jul-2006	2	Reformatted to current standard. Changed Figure 1 to show improved results.	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

