

# AZ DISPLAYS, INC.

---

## SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY

PART NUMBER: AGM9624A

DATE: September 6, 2005

## General Specification

Driving IC S6B0724A

Interface With Parallel MPU 8080 Series

### Display Specification

Display Dot Matrix :96\*24

Display Mode:Positive/Transflective/FSTN Type

Viewing Angle :6:00 Clock

Display Duty:1/33 Driving Bias:1/6 Driving Voltage:7.5V

### Mechanical Characteristics(Unit:mm)

External Dimension:27.09\*17.76\*1.7




View Area:24.09\*8.26

Dots Size:0.19\*0.195

Dots Pitch:0.22\*0.22

# AZ DISPLAYS, INC.

AGM9624A



NO	SYMBOL
1	V0
2	V4
3	V3
4	V2
5	V1
6	C2-
7	C2+
8	C1+
9	C1-
10	C3+
11	VOUT
12	VSS
13	VDD
14	D7
15	D6
16	D5
17	D4
18	D3
19	D2
20	D1
21	D0
22	E_RDB
23	RW/RB
24	RS
25	/RES
26	/CS1

## NOTES:

1. VIEWING ANGLE: 6:00 O' CLOCK
2. DISPLAY MODE: Shown as in table 3
3. DRIVING VOLTAGE: 7.5V, DUTY:1/33, BIAS:1/6, FREQUENCY:64Hz
4. OPERATING TEMP.: -20° C TO 70° C
5. STORAGE TEMP.: -30° C TO 80° C
6. CONNECTOR: FPC+COG TYPE

6	5	4	3	2	1	AZ DISPLAYS, INC.	
PART NO.	AGM9624A	ITEMS WHICH AREN'T USED		APPLICATION:			
DESIGN BY	H. J	REV. B	DATE 28/06/04	INSTRUMENT	Automobile	Marine	Aviation
CHECKED BY				Display	Automotive	Consumer	Medical
VER. MODIFY CONTENTS				Other Applications	Industrial	Commercial	Sample
DATE				X-STEP:	-	-	
DESIGN				Y-STEP:	-	-	
APP BY				CHAN Y-STEP:	-	-	
				SHEET 1 OF			

## Absolute Maximum Ratings

Item	Symbol	Standard			Unit
Power supply voltage	$V_{DD}-V_{SS}$	0	-	5.5	V
Input voltage	$V_{IN}$	$V_{SS}$	-	$V_{DD}$	
Operating temperature range	$T_A$	-20	-	+70	"
Storage temperature range	$T_{STO}$	-30	-	+80	

\*Wide temperature range is available

## Interface Pin Description

Pin No	Symbol	I/O	Function
26	CS1B	I	This is the chip select signal .When CS1B="# L" and CS2= "# H",then the chip select becomes active, and data/command I/O is enabled
25	RESETB	I	When RESETB is set to "L", the setting are initialized The RESETB operation is performed by the RESETB signal level
24	RS	I	Select register. 0:Instruction register (for write) Busy flag & address counter(for read) 1:Data register(for write and read).
23	RW-WRB	I	Read/write select signal.
22	E-RDB	I	Operation (data read/write) enable signal.
21	DB0	I/O	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.
20	DB1		When the serial interface is selected, then D7 serves as the serial data input terminal and D6 serves as the serial clock input terminal. At this time, D0-D5 are set to high impedance.
19	DB2		When the chip select is inactive, D0 to D7 are set to high impedance.
18	DB3		
17	DB4		
16	DB5		
15	DB6		
14	DB7		
13	VDD	Supply	Power supply for logic
12	VSS	Supply	Ground.
11	VOUT	O	DC/DC voltage converter output
10	C3+	O	Capacitor3+ for internal DC/DC voltage converter
9	C1-	O	Capacitor1- for internal DC/DC voltage converter
8	C1+	O	Capacitor1+ for internal DC/DC voltage converter
7	C2+	O	Capacitor2+ for internal DC/DC voltage converter
6	C2-	O	Capacitor2- for internal DC/DC voltage converter

5	V1	Supply	LCD driver supply voltages. The voltage determined by LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be the following relationship: $V0 > V1 > V2 > V3 > V4 > VSS$					
4	V2		When the on-chip operating power circuit is on, the following are given to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the set LCD bias command.	V1	V2	V3	V4	
3	V3		LCD BIAS	1/5BIAS	4/5V0	3/5V0	2/5V0	1/5V0
2	V4		1/6 BIAS	5/6V0	4/6 V0	2/6 V0	1/6 V0	
			1/7 BIAS	6/7 V0	5/7 V0	2/7 V0	1/7 V0	
1	V0		1/8 BIAS	7/8 V0	6/8 V0	2/8 V0	1/8 V0	
			1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0	

## Electrical Characteristics


### DC Characteristics

(V<sub>SS</sub> = 0V, V<sub>DD</sub> = 2.4 to 5.5V, Ta = -40 to 85°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Pin used		
Operating voltage (1)	V <sub>DD</sub>	Select by product code	2.4	-	3.6	V	V <sub>DD</sub> *1		
			2.4	-	5.5				
Operating voltage (2)	V <sub>O</sub>		4.5	-	15.0	V	V <sub>O</sub> *2		
Input voltage	High	V <sub>IH</sub>		0.8V <sub>DD</sub>	-	V <sub>DD</sub>	V	*3	
	Low	V <sub>IL</sub>		V <sub>SS</sub>	-	0.2V <sub>DD</sub>			
Output voltage	High	V <sub>OH</sub>	I <sub>OH</sub> = -0.5mA	0.8V <sub>DD</sub>	-	V <sub>DD</sub>	V	*4	
	Low	V <sub>OL</sub>	I <sub>OL</sub> = 0.5mA	V <sub>SS</sub>	-	0.2V <sub>DD</sub>			
Input leakage current	I <sub>IL</sub>	V <sub>DD</sub> = 3.0V V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1.0	-	+1.0	μA	*5		
Output leakage current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-3.0	-	+3.0	μA	*6		
LCD driver ON resistance	R <sub>ON</sub>	T <sub>a</sub> = 25°C, V <sub>O</sub> = 8V	-	2.0	3.0	kΩ	SEGn COMn *7		
Oscillator frequency	Internal	f <sub>osc</sub>	V <sub>DD</sub> = 3.0V T <sub>a</sub> = 25°C Duty ratio = 1/65	32.7	43.6	54.5	kHz	CL *8	
	External	f <sub>CL</sub>		4.09	5.45	6.81			
Voltage converter input voltage	V <sub>CI</sub>	× 2		2.4	-	5.5	V	V <sub>CI</sub>	
		× 3		2.4	-	5.0			
		× 4		2.4	-	3.75			
		× 5		2.4	-	3.0			
Voltage converter output voltage	V <sub>OUT</sub>	×2 / ×3 / ×4 / ×5 voltage conversion (no-load )	95	99	-	%	V <sub>OUT</sub>		
Voltage regulator operating voltage	V <sub>OUT</sub>		6.0	-	16.0	V	V <sub>OUT</sub>		
Voltage follower operating voltage	V <sub>O</sub>		4.5	-	15.0	V	V <sub>O</sub> *9		
Reference voltage	V <sub>REF</sub>	V <sub>DD</sub> =3.0V Ta=25°C	-0.05%/°C	2.04	2.1	2.16	V	*10	

## AC Characteristics

Read / Write Characteristics (6800-series Microprocessor)



(VDD = 2.4 to 3.6V, Ta = -40 to +85°C)							
Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Remark
Address setup time	RS,RW	tAS68	0	-	-	ns	
Address hold time		tAH68	0	-	-	ns	
System cycle time	E	tCY68	300	-	-	ns	
Enable Pulse	Read	tPWHL68 (R)	120			ns	
High Width		tPWHL68 (W)	60				
Enable Pulse	Read	tPWL68 (R)	60			ns	
Low Width		tPWL68 (W)	60				
Data setup time	DB7 To DB0	tDS68	40	-	-	ns	
Data hold time		tDH68	15	-	-	ns	
Access time	DB7 To DB0	tACC68	-	-	140	ns	CL = 100 pF
Output disable time		tOD68	10	-	100	ns	

(VDD = 4.5 to 5.5V, Ta = -40 to +85°C)							
Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Remark
Address setup time	RS,RW	tAS68	0	-	-	ns	
Address hold time		tAH68	0	-	-	ns	
System cycle time	E	tCY68	166	-	-	ns	
Enable Pulse	Read	tPWHL68 (R)	70			ns	
High Width		tPWHL68 (W)	30				
Enable Pulse	Read	tPWL68 (R)	30			ns	
Low Width		tPWL68 (W)	30				
Data setup time	DB7 To DB0	tDS68	30	-	-	ns	
Data hold time		tDH68	10	-	-	ns	
Access time	DB7 To DB0	tACC68	-	-	70	ns	CL = 100 pF
Output disable time		tOD68	10	-	50	ns	

Note: 1. The input signal rising time and falling time ( $t_r$ ,  $t_f$ ) is specified at 15ns or less.  
Or  $(t_r + t_f) < (tCY68 - tPWL68 (W) - tPWHL68 (W))$  for write,  $(t_r + t_f) < (tCY68 - tPWL68 (R) - tPWHL68 (R))$  for read.

## Application Example

1.

P1. 0	DB0
P1. 1	DB1
P1. 2	DB2
P1. 3	DB3
P1. 4	DB4
P1. 5	DB5
P1. 6	DB6
P1. 7	DB7
P3. 0	E
P3. 1	RW
P3. 2	RS
P3. 3	RESETB
P3. 4	CS1
8951	S6b0724

2.

