## FEATURES

Extremely low harmonic distortion
-112 dBc HD2 @ 10 MHz
-79 dBc HD2 @ 50 MHz

- 102 dBc HD3 @ 10 MHz
-81 dBc HD3 @ 50 MHz
Low input voltage noise: $2.2 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
High speed
-3 dB bandwidth of $1.5 \mathrm{GHz}, \mathrm{G}=1$
Slew rate: $4700 \mathrm{~V} / \mu \mathrm{s}$
0.1 dB gain flatness to 125 MHz

Fast overdrive recovery of 4 ns
1 mV typical offset voltage
Externally adjustable gain
Differential to differential or single-ended to differential operation
Adjustable output common-mode voltage
Wide Supply Voltage Range: +5V\& $\mathbf{5}$ V
Pb-free $\mathbf{3 ~ m m x ~} 3 \mathrm{~mm}$ LFCSP package

## APPLICATIONS

## ADC drivers

Single-ended-to-differential converters
IF and baseband gain blocks
Differential buffers
Line drivers

## GENERAL DESCRIPTION

The ADA4938-1 is a low noise, ultra-low distortion, high speed differential amplifier. It is an ideal choice for driving high performance ADCs with resolutions up to 16 bits from dc to 70 MHz . The output common mode voltage is adjustable over a wide range, allowing the ADA4938-1 to match the input of the ADC. The internal common mode feedback loop also provides exceptional output balance as well as suppression of even-order harmonic distortion products.
Full differential and single-ended to differential gain configurations are easily realized with the ADA4938-1. A simple external feedback network of four resistors determines the amplifier's closed-loop gain.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

The ADA4938-1 is fabricated using ADI's proprietary third generation high-voltage XFCB process, enabling it to achieve very low levels of distortion with input voltage noise of only 2.2 $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$. The low dc offset and excellent dynamic performance of the ADA4938-1 make it well suited for a wide variety of data acquisition and signal processing and applications.
The ADA4938-1 is available in a Pb -free, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ lead frame chip scale package (LFCSP). Pinout has been optimized to facilitate layout and minimize distortion. The part is specified to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Rev. PrD

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Dual Supply Operation ..... 3
Single Supply Operation .....  5
Absolute Maximum Ratings ..... 7
Thermal Resistance ..... 7
ESD Caution .....  7
Pin Configuration and Function Descriptions .....  8
Operational Description ..... 9
REVISION HISTORY
05/07-Rev. PrC to Rev. PrD
Changes to Features .....  1
Changes to Figure 1 ..... 1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 5
Changes to Figure 3 ..... 8
Changes to Table 5 ..... 8
Added to Operational Description Section ..... 9
Added to Theory of Operation Section ..... 10
Added to Layout, Grounding, and Bypassing Section ..... 13
04/07—Rev. PrB to Rev. PrC
Changes to Features ..... 1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 5
Changes to Table 3 ..... 7
Changes to Table 4 ..... 7
Added Figure 2 ..... 7
Changes to Figure 4 ..... 9
Changes to Ordering Guide ..... 9
01/07—Rev. PrA to Rev. PrB
Changes to Features .....  1
Changes to General Description .....  1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 5
12/06—Revision PrA: Initial Version
Definition of Terms .....  9
Theory of Operation ..... 10
Analyzing an Application Circuit ..... 10
Setting the Closed-Loop Gain ..... 10
Estimating the Output Noise Voltage ..... 10
The Impact of Mismatches in the Feedback Networks ..... 11
Calculating the Input Impedance of an Application Circuit 11
Input Common-Mode Voltage Range in Single-SupplyApplications11
Setting the Output Common-Mode Voltage ..... 11
Layout, Grounding, and Bypassing. ..... 13
Outline Dimensions ..... 14
Ordering Guide ..... 14

## SPECIFICATIONS

## DUAL SUPPLY OPERATION

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{~V}_{\text {ocm }}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=61.9 \Omega, \mathrm{R}_{\mathrm{G}}=\mathrm{R}_{\mathrm{F}}=200 \Omega, \mathrm{G}=1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=1 \mathrm{k} \Omega$, unless otherwise noted.
All specifications refer to single-ended input and differential outputs, unless otherwise noted.
Table 1.

| Parameter | Conditions | Min Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\pm \mathrm{DIN}_{\text {IN }}$ TO $\pm$ OUT PERFORMANCE |  |  |  |  |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness Large Signal Bandwidth <br> Slew Rate Overdrive Recovery Time | $V_{\text {out }}=0.1 \mathrm{~V} p-p$, Differential Input <br> $V_{\text {OUt }}=2 \mathrm{~V}$ p-p, Differential Input <br> $V_{\text {OUt }}=2 \mathrm{~V}$ p-p, Differential Input <br> $V_{\text {out }}=4 \mathrm{~V}$ p-p, Differential Input <br> $V_{\text {out }}=2 V$ p-p <br> $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ to 0 V step, $\mathrm{G}=+2$ | $\begin{gathered} 1500 \\ 125 \\ 1300 \\ 800 \\ 4700 \\ 4 \end{gathered}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ ns |
| NOISE/HARMONIC PERFORMANCE <br> Second Harmonic <br> Third Harmonic <br> IMD <br> IP3 <br> Voltage Noise (RTI) <br> Noise Figure Input Current Noise | $\begin{aligned} & V_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \mathrm{~V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p}, 50 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 50 \mathrm{MHz} \\ & 50 \mathrm{MHz} \\ & 50 \mathrm{MHz} \\ & \mathrm{G}=+2 \end{aligned}$ | $\begin{gathered} -112 \\ -79 \\ -102 \\ -81 \\ \\ 2.2 \\ 21 \\ 2 \end{gathered}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBC <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Resistance <br> Input Capacitance Input Common-Mode Voltage CMRR | $\mathrm{V}_{\mathrm{OS}, \mathrm{dm}}=\mathrm{V}_{\mathrm{OUT}, \mathrm{dm}} / 2 ; \mathrm{V}_{\mathrm{DIN}+}=\mathrm{V}_{\mathrm{DIN}-}=0 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> Differential <br> Common mode <br> $\Delta \mathrm{V}_{\mathrm{ouT}, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm} ;} \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm}}= \pm 1 \mathrm{~V}$ | 1 $\pm 4$ 3.5 -0.01 6 3 1 -4.7 to 3.4 -77 |  | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{M} \Omega$ <br> $\mathrm{M} \Omega$ <br> pF <br> V <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing Linear Output Current Output Balance Error | Maximum $\Delta \mathrm{V}_{\text {out; }}$ single-ended output <br> $\Delta \mathrm{V}_{\text {out }, \mathrm{cm}} / \Delta \mathrm{V}_{\text {OUT, } \mathrm{dm} ;} \Delta \mathrm{V}_{\text {out, } \mathrm{dm}}=1 \mathrm{~V} ; 10 \mathrm{MHz}$ | $\begin{array}{cc} -3.9 & 95 \\ & -66 \end{array}$ | 3.9 | V <br> mA <br> dB |
| Vocm to $\pm$ OUT PERFORMANCE |  |  |  |  |
| V осм DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Slew Rate Input Voltage Noise (RTI) |  | $\begin{gathered} 400 \\ 1700 \\ 7.5 \end{gathered}$ |  | MHz <br> V/ $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| V осм INPUT CHARACTERISTICS <br> Input Voltage Range <br> Input Resistance <br> Input Offset Voltage <br> Input Bias Current <br> Voсм CMRR <br> Gain |  | $\begin{array}{cc} -3.8 & \\ & 200 \\ & 1 \\ & 0.5 \\ & -75 \\ & 1 \end{array}$ | 3.8 3.5 | V <br> k $\Omega$ <br> mV <br> $\mu \mathrm{A}$ <br> dB <br> V/V |
| POWER SUPPLY <br> Operating Range |  | 4.5 | 11 | V |



## SINGLE SUPPLY OPERATION

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OCM}}=+\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{T}}=61.9 \Omega, \mathrm{R}_{\mathrm{G}}=\mathrm{R}_{\mathrm{F}}=200 \Omega, \mathrm{G}=1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=1 \mathrm{k} \Omega$, unless otherwise noted. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm \mathrm{DIN}_{\text {IN }}$ TOUUT PERFORMANCE |  |  |  |  |  |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness Large Signal Bandwidth Slew Rate Overdrive Recovery Time | $\begin{aligned} & \text { Vout }=0.1 \mathrm{~V} \text { p-p, Differential Input } \\ & \mathrm{V}_{\text {out }}=2 \mathrm{~V} \text { p-p, Differential Input } \\ & \mathrm{V}_{\text {out }}=2 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }=2 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\text {IN }}=2.5 \mathrm{~V} \text { to } 0 \mathrm{~V} \text { step, } \mathrm{G}=+2 \end{aligned}$ |  | $\begin{gathered} 1500 \\ 125 \\ 1100 \\ 3900 \\ 4 \\ \hline \end{gathered}$ |  | MHz <br> MHz <br> MHz <br> V/ $/ \mathrm{s}$ <br> ns |
| NOISE/HARMONIC PERFORMANCE <br> Second Harmonic <br> Third Harmonic <br> IMD <br> IP3 <br> Voltage Noise (RTI) <br> Noise Figure <br> Input Current Noise | $\begin{aligned} & V_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 50 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 50 \mathrm{MHz} \\ & 50 \mathrm{MHz} \\ & 50 \mathrm{MHz} \\ & \mathrm{G}=+2 \end{aligned}$ |  | $\begin{gathered} -110 \\ -79 \\ -100 \\ -79 \\ \\ 2.2 \\ 21 \\ 2 \end{gathered}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage CMRR | $\mathrm{V}_{\mathrm{OS}, \mathrm{dm}}=\mathrm{V}_{\text {out }, \mathrm{dm}} / 2 ; \mathrm{V}_{\mathrm{DIN}+}=\mathrm{V}_{\mathrm{DIN}-}=\mathrm{V}_{\mathrm{OCM}}=2.5 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> Differential <br> Common mode <br> $\Delta \mathrm{V}_{\text {out }, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm} ;} \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm}}= \pm 1 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ \pm 4 \\ 3.5 \\ -0.01 \\ 6 \\ 3 \\ 1 \end{gathered}$ <br> 0.3 to 3.4 -77 |  | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{A}$ $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ $\mathrm{M} \Omega$ $\mathrm{M} \Omega$ pF V dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current <br> Output Balance Error | Maximum $\Delta \mathrm{V}_{\text {out; }}$ single-ended output <br> $\Delta \mathrm{V}_{\text {out }, \mathrm{cm}} / \Delta \mathrm{V}_{\text {out }, \mathrm{dm} ;} ; \Delta \mathrm{V}_{\text {out }, \mathrm{dm}}=1 \mathrm{~V}$ | 1.1 | $\begin{gathered} 95 \\ -66 \\ \hline \end{gathered}$ | 3.9 | V <br> mA <br> dB |
| Vocm TO $\pm$ OUT PERFORMANCE |  |  |  |  |  |
| Vocm DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Slew Rate Input Voltage Noise (RTI) | $\mathrm{V}=0.5 \mathrm{~V}$ |  | $\begin{gathered} 400 \\ 1700 \\ 7.5 \\ \hline \end{gathered}$ |  | MHz <br> V/ $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vocm INPUT CHARACTERISTICS <br> Input Voltage Range <br> Input Resistance <br> Input Offset Voltage <br> Input Bias Current <br> V осм CMRR <br> Gain |  | 1.2 | $\begin{gathered} 200 \\ 1 \\ 0.5 \\ -75 \\ 1 \end{gathered}$ | 3.8 | V <br> $\mathrm{k} \Omega$ <br> mV <br> $\mu \mathrm{A}$ <br> dB <br> V/V |
| POWER SUPPLY <br> Operating Range Quiescent Current | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation Powered down | 4.5 | $\begin{aligned} & 36 \\ & 40 \\ & <1 \end{aligned}$ | 11 | V <br> mA <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> mA |


| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Rejection Ratio POWER DOWN ( $\overline{\mathrm{PD}})$ | $\Delta \mathrm{V}_{\mathrm{out}, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{s}} ; \Delta \mathrm{V}_{\mathrm{s}}= \pm 1 \mathrm{~V}$ |  | -90 |  | dB |
| $\overline{\mathrm{PD}}$ Input Voltage | Powered down |  | $\leq 1$ |  | V |
|  | Enabled |  | $\geq 2$ |  | V |
| Turn-Off Time |  |  | 1 |  | $\mu \mathrm{s}$ |
| Turn-On Time |  |  | 200 |  | ns |
| PD Bias Current <br> Enabled <br> Disabled | $\begin{aligned} & \overline{\mathrm{PD}}=5 \mathrm{~V} \\ & \overline{\mathrm{PD}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 20 \\ -120 \end{gathered}$ |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OPERATING TEMPERATURE RANGE |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 12 V |
| Power Dissipation | See Figure 2 |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is specified for the device (including exposed pad) soldered to a high thermal conductivity 2 s 2 p circuit board, as described in EIA/JESD 51-7.

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 16-Lead LFCSP (Exposed Pad) | 95 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The maximum safe power dissipation in the ADA4938-1 package is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4938-1. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. The quiescent power is the voltage between the supply pins ( $\mathrm{V}_{s}$ ) times the quiescent current ( $\mathrm{I}_{\mathrm{s}}$ ). The power dissipated due to the load drive depends upon the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}}$. In addition, more metal directly in contact with the package leads/exposed pad from metal traces, through-holes, ground, and power planes reduces the $\theta_{\mathrm{JA}}$.
Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 16-lead LFCSP ( $95^{\circ} \mathrm{C} / \mathrm{W}$ ) on a JEDEC standard 4-layer board.


Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | - FB | Negative Output for Feedback Component Connection |
| 2 | + IN | Positive Input Summing Node |
| 3 | -IN | Negative Input Summing Node |
| 4 | + FB | Positive Output for Feedback Component Connection |
| 5 to 8 | $+V_{s}$ | Positive Supply Voltage |
| 9 | Vocm | Output Common-Mode Voltage |
| 10 | +OUT | Positive Output for Load Connection |
| 11 | - OUT | Negative Output for Load Connection |
| 12 | $\overline{\text { PD }}$ | Power-Down Pin |
| 13 to 16 | $-V_{S}$ | Negative Supply Voltage |

## OPERATIONAL DESCRIPTION

DEFINITION OF TERMS


Figure 4. Circuit Definitions

## Differential Voltage

This refers to the difference between two node voltages. For example, the output differential voltage (or equivalently, output differential-mode voltage) is defined as

$$
V_{\text {out }, d m}=\left(V_{\text {+OUT }}-V_{\text {-OUT }}\right)
$$

where $V_{+ \text {out }}$ and $V_{\text {-out }}$ refer to the voltages at the +OUT and -OUT terminals with respect to a common reference.

## Common-Mode Voltage

This refers to the average of two node voltages. The output common-mode voltage is defined as

$$
V_{\text {oUT }, c m}=\left(V_{\text {+oUT }}+V_{\text {-OUT }}\right) / 2
$$

## Balance

Balance is a measure of how well differential signals are matched in amplitude and are exactly $180^{\circ}$ apart in phase. Balance is most easily determined by placing a well-matched resistor divider between the differential voltage nodes and comparing the magnitude of the signal at the divider's midpoint with the magnitude of the differential signal. By this definition, output balance is the magnitude of the output common-mode voltage divided by the magnitude of the output differential mode voltage.

$$
\text { Output Balance Error }=\left|\frac{V_{\text {OUT, cm }}}{V_{\text {OUT, dm }}}\right|
$$

## THEORY OF OPERATION

The ADA4938-1 differs from conventional op amps in that it has two outputs whose voltages move in opposite directions. Like an op amp, it relies on open-loop gain and negative feedback to force these outputs to the desired voltages. The ADA4938-1 behaves much like a standard voltage feedback op amp and makes it easier to perform single-ended-to-differential conversions, common-mode level shifting, and amplifications of differential signals. Also like an op amp, the ADA4938-1 has high input impedance and low output impedance.

Two feedback loops are employed to control the differential and common-mode output voltages. The differential feedback, set with external resistors, controls only the differential output voltage. The common-mode feedback controls only the commonmode output voltage. This architecture makes it easy to set the output common-mode level to any arbitrary value. It is forced, by internal common-mode feedback, to be equal to the voltage applied to the $V_{\text {осм }}$ input, without affecting the differential output voltage.
The ADA4938-1 architecture results in outputs that are highly balanced over a wide frequency range without requiring tightly matched external components. The common-mode feedback loop forces the signal component of the output commonmode voltage to zero. This results in nearly perfectly balanced differential outputs that are identical in amplitude and are exactly $180^{\circ}$ apart in phase.

## ANALYZING AN APPLICATION CIRCUIT

The ADA4938-1 uses open-loop gain and negative feedback to force its differential and common-mode output voltages in such a way as to minimize the differential and common-mode error voltages. The differential error voltage is defined as the voltage between the differential inputs labeled +IN and -IN (see Figure 4). For most purposes, this voltage can be assumed to be zero. Similarly, the difference between the actual output common-mode voltage and the voltage applied to Vосм can also be assumed to be zero. Starting from these two assumptions, any application circuit can be analyzed.

## SETTING THE CLOSED-LOOP GAIN

The differential-mode gain of the circuit in Figure 4 can be determined by

$$
\left|\frac{V_{\text {OUT, dm }}}{V_{I N, d m}}\right|=\frac{R_{F}}{R_{G}}
$$

This assumes the input resistors $\left(R_{G}\right)$ and feedback resistors $\left(R_{F}\right)$ on each side are equal.

## ESTIMATING THE OUTPUT NOISE VOLTAGE

The differential output noise of the ADA4938-1 can be estimated using the noise model in Figure 5. The input-referred noise voltage density, $\mathrm{v}_{\mathrm{niN}}$, is modeled as a differential input, and the noise currents, $\mathrm{i}_{\mathrm{nIN}-}$ and $\mathrm{i}_{\mathrm{nIN}+}$, appear between each input and ground. The noise currents are assumed to be equal and produce a voltage across the parallel combination of the gain and feedback resistances. $\mathrm{v}_{\mathrm{ncm}}$ is the noise voltage density at the Vосм pin. Each of the four resistors contributes $\left(4 \mathrm{kTR}_{\mathrm{x}}\right)^{1 / 2}$. Table 6 summarizes the input noise sources, the multiplication factors, and the output-referred noise density terms.


Figure 5. ADA4938-1 Noise Model

Table 6. Output Noise Voltage Density Calculations

| Input Noise Contribution | Input Noise Term | Input Noise Voltage Density | Output <br> Multiplication Factor | Output Noise Voltage Density Term |
| :---: | :---: | :---: | :---: | :---: |
| Differential Input | $\mathrm{V}_{\text {nin }}$ | $\mathrm{V}_{\text {nin }}$ | $\mathrm{G}_{\text {N }}$ | $\mathrm{V}_{\mathrm{n} 01}=\mathrm{G}_{\mathrm{N}}\left(\mathrm{V}_{\mathrm{nIN}}\right)$ |
| Inverting Input | $\mathrm{in}_{\text {IIN- }}$ | $\mathrm{in}_{\underline{\prime \prime}-} \times\left(\mathrm{R}_{\mathrm{G}_{2}} \\| \mathrm{R}_{\mathrm{F} 2}\right)$ | $\mathrm{G}_{\mathrm{N}}$ | $\mathrm{V}_{\mathrm{nO2}}=\mathrm{G}_{\mathrm{N}}\left[\mathrm{in}_{\mathrm{n}} \mathrm{N}-\times\left(\mathrm{R}_{\mathrm{G} 2}\| \| \mathrm{R}_{\mathrm{F} 2}\right)\right]$ |
| Noninverting Input | $\mathrm{inln}_{\text {+ }}$ | $\mathrm{in}^{1 N_{+}+} \times\left(\mathrm{RGG}^{\prime} \\| \mathrm{R}_{\mathrm{F} 1}\right)$ | $\mathrm{G}_{N}$ | $\mathrm{V}_{\mathrm{nO} 3}=\mathrm{G}_{N}\left[\mathrm{in}_{1 / \mathrm{N}} \times \times\left(\mathrm{R}_{\mathrm{G} 1}\| \| \mathrm{R}_{\mathrm{F} 1}\right)\right]$ |
| Vocm Input | $\mathrm{V}_{\mathrm{ncm}}$ | V ¢cm | $\mathrm{G}_{N}\left(\beta_{1}-\beta_{2}\right)$ | $\mathrm{v}_{\mathrm{nO4}}=\mathrm{G}_{\mathrm{N}}\left(\beta_{1}-\beta_{2}\right)\left(\mathrm{v}_{\text {ncm }}\right)$ |
| Gain Resistor R $\mathrm{G}_{1}$ | $\mathrm{V}_{\text {nRG1 }}$ | $\left(4 \mathrm{kTR}_{61}\right)^{1 / 2}$ | $\mathrm{G}_{\mathrm{N}}\left(1-\beta_{2}\right)$ | $v_{\text {nO5 }}=\mathrm{G}_{\mathrm{N}}\left(1-\beta_{2}\right)\left(4 \mathrm{kTR} \mathrm{G}_{1}\right)^{1 / 2}$ |
| Gain Resistor RG2 | $\mathrm{V}_{\text {nfG2 }}$ | $\left(4 \mathrm{kTR}_{\mathrm{G} 2}\right)^{1 / 2}$ | $\mathrm{G}_{\mathrm{N}}\left(1-\beta_{1}\right)$ | $\mathrm{V}_{\mathrm{nO} 6}=\mathrm{G}_{\mathrm{N}}\left(1-\beta_{1}\right)\left(4 \mathrm{kTR} \mathrm{G}_{62}\right)^{1 / 2}$ |
| Feedback Resistor R $\mathrm{F}_{1}$ | $\mathrm{V}_{\text {nRF1 }}$ | $\left(4 \mathrm{kTR}_{\text {F1 }}\right)^{1 / 2}$ | 1 | $\mathrm{v}_{\mathrm{nO7}}=\left(4 \mathrm{kTR} \mathrm{F}_{\mathrm{F} 1}\right)^{1 / 2}$ |
| Feedback Resistor RF2 | $\mathrm{V}_{\text {nRF2 }}$ | $\left(4 \mathrm{kTR} \mathrm{F}_{\text {2 }}\right)^{1 / 2}$ | 1 | $\mathrm{v}_{\mathrm{nO} 8}=\left(4 \mathrm{kTR} \mathrm{F}_{\mathrm{F}}\right)^{1 / 2}$ |

Similar to the case of a conventional op amp, the output noise voltage densities can be estimated by multiplying the inputreferred terms at + IN and -IN by the appropriate output factor, where:
$G_{N}=\frac{2}{\left(\beta_{1}+\beta_{2}\right)}$ is the circuit noise gain.
$\beta_{1}=\frac{R_{G 1}}{R_{F 1}+R_{G 1}}$ and $\beta_{2}=\frac{R_{G 2}}{R_{F 2}+R_{G 2}}$ are the feedback factors.
When $\mathrm{R}_{\mathrm{F} 1} / \mathrm{R}_{\mathrm{G} 1}=\mathrm{R}_{\mathrm{F} 2} / \mathrm{R}_{\mathrm{G} 2}$, then $\beta 1=\beta 2=\beta$, and the noise gain becomes

$$
G_{N}=\frac{1}{\beta}=1+\frac{R_{F}}{R_{G}}
$$

Note that the output noise from $V_{\text {OCM }}$ goes to zero in this case. The total differential output noise density, $\mathrm{v}_{\mathrm{nOD}}$, is the root-sumsquare of the individual output noise terms.

$$
v_{n O D}=\sqrt{\sum_{i=1}^{8} v_{n O i}^{2}}
$$

## THE IMPACT OF MISMATCHES IN THE FEEDBACK NETWORKS

As previously mentioned, even if the external feedback networks $\left(R_{F} / R_{G}\right)$ are mismatched, the internal common-mode feedback loop still forces the outputs to remain balanced. The amplitudes of the signals at each output remain equal and $180^{\circ}$ out of phase. The input-to-output, differential mode gain varies proportionately to the feedback mismatch, but the output balance is unaffected.

As well as causing a noise contribution from $\mathrm{V}_{\text {осм, }}$, ratio matching errors in the external resistors result in a degradation of the ability of the circuit to reject input common-mode signals, much the same as for a four-resistor difference amplifier made from a conventional op amp.
In addition, if the dc levels of the input and output commonmode voltages are different, matching errors result in a small differential-mode output offset voltage. When $G=1$, with a ground referenced input signal and the output common-mode level set to 2.5 V , an output offset of as much as 25 mV ( $1 \%$ of the difference in common-mode levels) can result if $1 \%$ tolerance resistors are used. Resistors of $1 \%$ tolerance result in a worstcase input CMRR of about 40 dB , a worst-case differentialmode output offset of 25 mV due to 2.5 V level-shift, and no significant degradation in output balance error.

## CALCULATING THE INPUT IMPEDANCE OF AN APPLICATION CIRCUIT

The effective input impedance of a circuit depends on whether the amplifier is being driven by a single-ended or differential signal source. For balanced differential input signals, as shown in Figure 6, the input impedance ( $\mathrm{R}_{\mathrm{IN}, \mathrm{dm}}$ ) between the inputs $\left(+D_{\text {IN }}\right.$ and $\left.-D_{\text {IN }}\right)$ is simply $R_{\text {IN }, d m}=2 \times R_{G}$.


Figure 6. ADA4938-1 Configured for Balanced (Differential) Inputs
For an unbalanced, single-ended input signal (see Figure 7), the input impedance is

$$
R_{I N, c m}=\left(\frac{R_{G}}{1-\frac{R_{F}}{2 \times\left(R_{G}+R_{F}\right)}}\right)
$$



Figure 7. ADA4938-1 Configured for Unbalanced (Single-Ended) Input
The input impedance of the circuit is effectively higher than it would be for a conventional op amp connected as an inverter because a fraction of the differential output voltage appears at the inputs as a common-mode signal, partially bootstrapping the voltage across the input resistor $\mathrm{R}_{\mathrm{G}}$.

## INPUT COMMON-MODE VOLTAGE RANGE IN SINGLE-SUPPLY APPLICATIONS

The ADA4938-1 is optimized for level-shifting, ground-referenced input signals. As such, the center of the input common-mode range is shifted approximately 1 V down from midsupply. For 5 V single-supply operation, the input common-mode range at the summing nodes of the amplifier is 0.3 V to 3.0 V . To avoid clipping at the outputs, the voltage swing at the +IN and -IN terminals must be confined to these ranges.

## SETTING THE OUTPUT COMMON-MODE VOLTAGE

The Vосм pin of the ADA4938-1 is internally biased at a voltage approximately equal to the midsupply point (average value of the voltages on $\mathrm{V}+$ and $\mathrm{V}-$ ). Relying on this internal bias results in an output common-mode voltage that is within about 100 mV of the expected value.
In cases where more accurate control of the output commonmode level is required, it is recommended that an external source, or resistor divider ( $10 \mathrm{k} \Omega$ or greater resistors), be used.

It is also possible to connect the $V_{\text {осм }}$ input to a common-mode level (CML) output of an ADC. However, care must be taken to
assure that the output has sufficient drive capability. The input impedance of the $\mathrm{V}_{\text {осм }}$ pin is approximately $10 \mathrm{k} \Omega$. If multiple ADA4938-1 devices share one reference output, it is recommended that a buffer be used.

Table 7 and Table 8 list several common gain settings, associated resistor values, input impedance, output noise density, and approximate large signal bandwidth for both balanced and unbalanced input configurations. Also shown are the input common-mode voltage swings under the given conditions for different Vосм settings with both dual and single 5 V supplies.

Table 7. Differential Ground-Referenced Input, DC-Coupled; See Figure 6

| Nominal Gain (dB) | RF( $\mathbf{\Omega}$ ) | $\mathrm{R}_{\mathrm{G}}(\mathbf{\Omega})$ | $\mathrm{RiN}, \mathrm{dm}^{(\Omega)}$ | Differential Output Noise Density ( $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ ) | Approximate <br> Large-Signal <br> Bandwidth (MHz) | Common-Mode Swing at +IN, -IN (V) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\begin{aligned} & +\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\text {out }, \mathrm{dm}}=2.0 \mathrm{~V} \mathrm{p}-\mathrm{p} \end{aligned}$ |  | $\begin{gathered} +V_{\mathrm{s}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{out}, \mathrm{dm}}=2.0 \mathrm{~V} \mathrm{p}-\mathrm{p} \end{gathered}$ |  |
|  |  |  |  |  |  | $\mathrm{V}_{\text {ocm }}=\mathbf{0} \mathbf{V}$ | $\mathrm{V}_{\text {ocm }}=3.5 \mathrm{~V}$ | $\mathrm{V}_{\text {ocm }}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\text {ocm }}=3.2 \mathrm{~V}$ |
| 0 | 200 | 200 | 400 | 5.8 |  | -0.50 to 0.50 | 1.25 to 2.25 | 0.75 to 1.75 | 1.10 to 2.10 |
|  | 348 | 348 | 696 | 6.7 |  |  |  |  |  |
| 3 | 280 | 200 | 400 | 7.2 |  | -0.35 to 0.35 | 1.10 to 1.82 | 0.69 to 1.40 | 0.98 to 1.69 |
|  | 348 | 249 | 498 | 7.6 |  |  |  |  |  |
| 6 | 200 | 100 | 200 | 8.0 |  | -0.25 to 0.25 | 0.92 to 1.42 | 0.58 to 1.08 | 0.82 to 1.32 |
|  | 348 | 174 | 348 | 9.0 |  |  |  |  |  |
| 10 | 316 | 100 | 200 | 11 |  | -0.16 to 0.16 | 0.68 to 1.00 | 0.44 to 0.76 | 0.61 to 0.92 |
|  | 348 | 110 | 220 | 12 |  |  |  |  |  |
| 12 | 402 | 100 | 200 | 14 |  | -0.13 to 0.13 | 0.57 to 0.82 | 0.37 to 0.62 | 0.51 to 0.76 |
|  | 348 | 86.6 | 173 | 13 |  |  |  |  |  |
| 14 | 499 | 100 | 200 | 17 |  | -0.10 to 0.10 | 0.48 to 0.68 | 0.32 to 0.52 | 0.43 to 0.63 |
|  | 348 | 69.8 | 140 | 16 |  |  |  |  |  |

Table 8. Single-Ended Ground-Referenced Input, DC-Coupled, Rs $=50 \Omega$; See Figure 7

| Nominal Gain (dB) | $\mathrm{R}_{\mathrm{F}}$ <br> ( $\Omega$ ) | $\mathrm{R}_{\mathrm{G} 1}$ ( $\Omega$ ) | RT <br> ( $\Omega$ ) | Rin,cm <br> ( $\Omega$ ) | $\begin{aligned} & \mathbf{R}_{\mathrm{G}_{2}} \\ & (\Omega)^{1} \end{aligned}$ | Differential <br> Output <br> Noise <br> Density <br> ( $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ ) | Approximate <br> Large-Signal Bandwidth (MHz) | Common-Mode Swing at +IN, -IN (V) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & +V_{\mathrm{s}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\text {out }, \mathrm{dm}}=2.0 \mathrm{~V} \mathrm{p}-\mathrm{p} \end{aligned}$ |  | $\begin{gathered} +V_{s}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{out}, \mathrm{dm}}=2.0 \mathrm{~V} \mathrm{p}-\mathrm{p} \end{gathered}$ |  |
|  |  |  |  |  |  |  |  | $\mathbf{V}_{\text {OCM }}=\mathbf{0} \mathbf{V}$ | $\mathrm{V}_{\text {OCM }}=3.5 \mathrm{~V}$ | $\mathrm{V}_{\text {осм }}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\text {ocm }}=3.2 \mathrm{~V}$ |
| 0 | 200 | 200 | 61.9 | 267 | 226 | 5.5 |  | -0.56 to 0.56 | 1.29 to 2.42 | 0.75 to 1.75 | 1.13 to 2.26 |
|  | 348 | 348 | 56.2 | 464 | 374 | 6.5 |  |  |  |  |  |
| 3 | 280 | 200 | 60.4 | 282 | 226 | 6.8 |  | -0.40 to 0.40 | 1.16 to 1.97 | 0.71 to 1.52 | 1.03 to 1.83 |
|  | 348 | 249 | 59.0 | 351 | 274 | 7.3 |  |  |  |  |  |
| 6 | 200 | 100 | 75.0 | 150 | 130 | 7.0 |  | -0.33 to 0.33 | 1.05 to 1.70 | 0.66 to 1.31 | 0.94 to 1.59 |
|  | 348 | 174 | 61.9 | 261 | 200 | 8.4 |  |  |  |  |  |
| 10 | 316 | 100 | 73.2 | 161 | 130 | 9.7 |  | -0.21 to 0.21 | 0.82 to 1.23 | 0.52 to 0.93 | 0.73 to 1.14 |
|  | 348 | 110 | 69.8 | 177 | 140 | 10 |  |  |  |  |  |
| 12 | 402 | 100 | 71.5 | 167 | 130 | 12 |  | -0.16 to 0.16 | 0.70 to 1.02 | 0.45 to 0.77 | 0.62 to 0.94 |
|  | 348 | 86.6 | 76.8 | 144 | 118 | 11 |  |  |  |  |  |
| 14 | 499 | 100 | 71.5 | 171 | 130 | 14 |  | -0.13 to 0.13 | 0.59 to 0.85 | 0.39 to 0.65 | 0.53 to 0.79 |
|  | 348 | 69.8 | 86.6 | 120 | 100 | 12 |  |  |  |  |  |

[^0]
## LAYOUT, GROUNDING, AND BYPASSING

As a high speed device, the ADA4938-1 is sensitive to the PCB environment in which it operates. Realizing its superior performance requires attention to the details of high speed PCB design.
The first requirement is a solid ground plane that covers as much of the board area around the ADA4938-1 as possible. However, the area near the feedback resistors ( $\mathrm{R}_{\mathrm{F}}$ ), gain resistors $\left(\mathrm{R}_{\mathrm{G}}\right)$, and the input summing nodes (Pin 2 and Pin 3 ) should be cleared of all ground and power planes (see Figure 8). This minimizes any stray capacitance at these nodes and prevents peaking of the response of the amplifier at high frequencies.


Figure 8. Ground and Power Plane Voiding in Vicinity of $R_{F}$ and $R_{G}$

The power supply pins should be bypassed as close to the device as possible and directly to a nearby ground plane. High frequency ceramic chip capacitors should be used. It is recommended that two parallel bypass capacitors ( 1000 pF and $0.1 \mu \mathrm{~F}$ ) be used for each supply. The 1000 pF capacitor should be placed closer to the device. Further away, low frequency bypassing should be provided, using $10 \mu \mathrm{~F}$ tantalum capacitors from each supply to ground.
Signal routing should be short and direct to avoid parasitic effects. Wherever complementary signals exist, a symmetrical layout should be provided to maximize balanced performance. When routing differential signals over a long distance, PCB traces should be close together, and any differential wiring should be twisted such that loop area is minimized. This reduces radiated energy and makes the circuit less susceptible to interference.

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model | Ordering Quantity | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADA4938-1ACPZ-R2 | 5,000 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP | $\mathrm{CP}-16-2$ | TBD |
| ADA4938-1ACPZ-RL | 1,500 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP | CP-16-2 | TBD |
| ADA4938-1ACPZ-R7 | 250 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \mathrm{LFCSP}$ | CP-16-2 | TBD |


[^0]:    ${ }^{1} R_{G 2}=R_{G 1}+\left(R_{S}| | R_{T}\right)$

