DATA SHEET

74LVT2952

3.3V LVT octal registered transceiver (3-State)

Product specification
Supersedes data of 1994 Sep 27
IC23 Data Handbook

1998 Feb 19

Philips
Semiconductors

PHILIPS

PHILIPS

3.3V Octal registered transceiver (3-State)   74LVT2952

FEATURES

- 8-bit registered transceiver
- Independent registers for A and B buses
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up reset
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The LVT2952 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT2952 device is an 8-bit registered transceiver. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses.

Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable ($\overline{CEXX}$) is Low. The data is then present at the 3-State output buffers, but is only accessible when the Output Enable ($\overline{OEXX}$) is Low. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T_{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay CPBA to An or CPAB to Bn	C_L = 50pF; V_{CC} = 3.3V	3.1 3.8	ns
C_{IN}	Input capacitance	V_I = 0V or 3.0V	4	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O}$ = 0V or 3.0V	8	pF
I_{CCZ}	Total supply current	Outputs disabled; V_{CC} = 3.6V	0.13	mA

ORDERING INFORMATION

| PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic SOL	−40°C to +85°C	74LVT2952 D	74LVT2952 D	SOT137-1
24-Pin Plastic SSOP Type II	−40°C to +85°C	74LVT2952 DB	74LVT2952 DB	SOT340-1
24-Pin Plastic TSSOP Type I	−40°C to +85°C	74LVT2952 PW	7LVT2952PW DH	SOT355-1

PIN CONFIGURATION


```
        B7  [1        24]  VCC
        B6  [2        23]  A7
        B5  [3        22]  A6
        B4  [4        21]  A5
        B3  [5        20]  A4
        B2  [6        19]  A3
        B1  [7        18]  A2
        B0  [8        17]  A1
       OEAB [9        16]  A0
       CPAB [10       15]  OEBA
       CEAB [11       14]  CPBA
        GND [12       13]  CEBA
                  SV00036
```

PIN DESCRIPTION

| PIN NUMBER	SYMBOL	NAME AND FUNCTION
10, 14	CPAB / CPBA	Clock input A to B / Clock input B to A
11, 13	$\overline{CEAB}$ / $\overline{CEBA}$	Clock enable input A to B / Clock enable input B to A
16, 17, 18, 19, 20, 21, 22, 23	A0 – A7	Data inputs/outputs (A side)
8, 7, 6, 5, 4, 3, 2, 1	B0 – B7	Data outputs/outputs (B side)
9, 15	$\overline{OEAB}$ / $\overline{OEBA}$	Output enable inputs
12	GND	Ground (0V)
24	V_{CC}	Positive supply voltage

3.3V Octal registered transceiver (3-State)

74LVT2952

LOGIC SYMBOL

SV00037

LOGIC SYMBOL (IEEE/IEC)

SV00038

LOGIC DIAGRAM

DETAIL A

DETAIL A X 7

SV00039

FUNCTION TABLE for Register An or Bn

INPUTS			INTERNAL	OPERATING
An or Bn	CPXX	CEXX	Q	MODE
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	

H = High voltage level
L = Low voltage level
↑ = Low-to-High transition
X = Don't care
XX = AB or BA
NC = No change

FUNCTION TABLE for Output Enable

INPUTS	INTERNAL	An or Bn	OPERATING
OEXX	Q	OUTPUTS	MODE
H	X	Z	Disable outputs
L	L	L	Enable outputs
L	H	H	

H = High voltage level
L = Low voltage level
X = Don't care
XX = AB or BA
Z = High impedance "off" state

3.3V Octal registered transceiver (3-State)

74LVT2952

ABSOLUTE MAXIMUM RATINGS[1, 2]

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		−0.5 to +4.6	V
I_{IK}	DC input diode current	$V_I < 0$	−50	mA
V_I	DC input voltage[3]		−0.5 to +7.0	V
I_{OK}	DC output diode current	$V_O < 0$	−50	mA
V_{OUT}	DC output voltage[3]	Output in Off or High state	−0.5 to +7.0	V
I_{OUT}	DC output current	Output in High state	−64	mA
		Output in Low state	128	
T_{stg}	Storage temperature range		−65 to 150	°C

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage	2.7	3.6	V
V_I	Input voltage	0	5.5	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level Input voltage		0.8	V
I_{OH}	High-level output current		−32	mA
I_{OL}	Low-level output current		32	mA
	Low-level output current; current duty cycle ≤ 50%, f ≥ 1kHz		64	
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
T_{amb}	Operating free-air temperature range	−40	+85	°C

3.3V Octal registered transceiver (3-State)

74LVT2952

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS Temp = -40°C to +85°C			UNIT
				MIN	TYP[1]	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 2.7V$; $I_{IK} = -18mA$			−0.9	−1.2	V
V_{OH}	High-level output voltage	$V_{CC} = 2.7$ to $3.6V$; $I_{OH} = -100\mu A$		$V_{CC}-0.2$	$V_{CC}-0.1$		V
		$V_{CC} = 2.7V$; $I_{OH} = -8mA$		2.4	2.5		
		$V_{CC} = 3.0V$; $I_{OH} = -32mA$		2.0	2.2		
V_{OL}	Low-level output voltage	$V_{CC} = 2.7V$; $I_{OL} = 100\mu A$			0.1	0.2	V
		$V_{CC} = 2.7V$; $I_{OL} = 24mA$			0.3	0.5	
		$V_{CC} = 3.0V$; $I_{OL} = 16mA$			0.25	0.4	
		$V_{CC} = 3.0V$; $I_{OL} = 32mA$			0.3	0.5	
		$V_{CC} = 3.0V$; $I_{OL} = 64mA$			0.4	0.55	
V_{RST}	Power-up output low voltage[5]	$V_{CC} = 3.6V$; $I_O = 1mA$; $V_I = GND$ or V_{CC}			0.13	0.55	V
I_I	Input leakage current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Control pins		±0.1	±1.0	µA
		$V_{CC} = 0$ or $3.6V$; $V_I = 5.5V$			1	10	
		$V_{CC} = 3.6V$; $V_I = 5.5V$	I/O Data pins[4]		1	20	
		$V_{CC} = 3.6V$; $V_I = V_{CC}$			0.1	1.0	
		$V_{CC} = 3.6V$; $V_I = 0$			−1	-5.0	
I_{OFF}	Output off current	$V_{CC} = 0V$; V_I or $V_O = 0$ to $4.5V$			1	±100	µA
I_{HOLD}	Bus Hold current A inputs[6]	$V_{CC} = 3V$; $V_I = 0.8V$		75	150		µA
		$V_{CC} = 3V$; $V_I = 2.0V$		−75	−150		
		$V_{CC} = 0V$ to $3.6V$; $V_{CC} = 3.6V$		±500			
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5V$; $V_{CC} = 3.0V$			60	125	µA
$I_{PU/PD}$	Power up/down 3-State output current[3]	$V_{CC} \leq 1.2V$; $V_O = 0.5V$ to V_{CC}; $V_I = GND$ or V_{CC}; OE/$\overline{OE}$ = Don't care			±1	±100	µA
I_{CCH}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or V_{CC}, $I_O = 0$			0.13	0.19	mA
I_{CCL}		$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or V_{CC}, $I_O = 0$			3	12	
I_{CCZ}		$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GND$ or V_{CC}, $I_O = 0$			0.13	0.19	
ΔI_{CC}	Additional supply current per input pin[2]	$V_{CC} = 3V$ to $3.6V$; One input at $V_{CC} - 0.6V$, Other inputs at V_{CC} or GND			0.1	0.2	mA

NOTES:
1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25°C$.
2. This is the increase in supply current for each input at $V_{CC} = 0.6V$.
3. This parameter is valid for any V_{CC} between 0V and 1.3V with a transition time of up to 10msec. From $V_{CC} = 1.3V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of 100µsec is permitted. This parameter is valid for $T_{amb} = 25°C$ only.
4. Unused pins at V_{CC} or GND.
5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
6. This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V Octal registered transceiver (3-State)

74LVT2952

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500Ω; T_{amb} = −40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			V_{CC} = 3.3V ± 0.3V			V_{CC} = 2.7V	
			MIN	TYP[1]	MAX	MAX	
f_{MAX}	Maximum clock frequency	1	150	200			MHz
t_{PLH} t_{PHL}	Propagation delay CPBA to An, CPAB to Bn	1	1.3 1.8	3.1 3.8	6.1 6.0	7.1 6.9	ns
t_{PZH} t_{PZL}	Output enable time $\overline{OEBA}$ to An, $\overline{OEAB}$ to Bn	3 4	1.0 1.2	3.4 3.6	5.6 6.5	6.7 8.0	ns
t_{PHZ} t_{PLZ}	Output disable time $\overline{OEBA}$ to An, $\overline{OEAB}$ to Bn	3 4	1.0 1.6	3.7 3.4	6.3 5.1	6.9 5.3	ns

NOTE:
1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC SETUP REQUIREMENTS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500Ω; T_{amb} = −40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			V_{CC} = 3.3V ± 0.3V		V_{CC} = 2.7V	
			MIN	TYP[1]	MIN	
$t_s(H)$ $t_s(L)$	Setup time An to CPAB or Bn to CPBA	2	2.5 2.5	1 1	2.8 3.0	ns
$t_n(H)$ $t_n(L)$	Hold time An to CPAB ro Bn to CPBA	2	1.5 2.5	−0.5 −0.5	0.7 2.6	ns
$t_s(H)$ $t_s(L)$	Setup time $\overline{CEAB}$ to CPAB or $\overline{CEBA}$ to CPBA	2	0.9 2.4	0.3 −0.3	0.8 2.7	ns
$t_n(H)$ $t_n(L)$	Hold time $\overline{CEAB}$ to CPAB or $\overline{CEBA}$ to CPBA	2	1.5 2.5	0.3 0	0.7 2.6	ns
$t_W(H)$ $t_W(L)$	CPAB or CPBA pulse width High or Low	1	3.3 3.3	1 1	3.3 3.3	ns

AC WAVEFORMS

V_M = 1.5V, V_{IN} = GND to 2.7V


SV00040

Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

SV00131

Waveform 2. Data Setup and Hold Times

3.3V Octal registered transceiver (3-State)

74LVT2952

Waveform 3.   3-State Output Enable Time to High Level and
Output Disable Time from High Level

Waveform 4.   3-State Output Enable Time to Low Level and
Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS

Test Circuit for 3-State Outputs

$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6V
t_{PHZ}/t_{PZH}	GND

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74LVT	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns

SV00092

3.3V LVT octal registered transceiver (3-State)

74LVT2952

SO24:   plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A₁	A₂	A₃	b_p	c	D (1)	E (1)	e	H_E	L	L_p	Q	v	w	y	Z (1)	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT137-1	075E05	MS-013AD				~~95-01-24~~ 97-05-22

3.3V LVT octal registered transceiver (3-State)

74LVT2952

SSOP24:   plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	bₚ	c	D⁽¹⁾	E⁽¹⁾	e	Hₑ	L	Lₚ	Q	v	w	y	Z⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT340-1		MO-150AG				~~93-09-08~~ 95-02-04

3.3V LVT octal registered transceiver (3-State)

74LVT2952

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1

pin 1 index

detail X

```
0        2.5        5 mm
scale
```

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	bₚ	c	D⁽¹⁾	E⁽²⁾	e	H_E	L	Lₚ	Q	v	w	y	Z⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT355-1		MO-153AD				~~93-06-16~~ 95-02-04

NOTES

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1]   Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Let's make things better.

Philips
Semiconductors

PHILIPS