

FEATURES:

- 256k x 32-bit EEPROM MCM
- RAD-PAK® radiation-hardened against natural
- space radiation
- Total dose hardness:
 - >100 krad (Si)
 - Dependent upon orbit
- Excellent Single event effects
 - $SEL_{TH} > 120 \text{ MeV/mg/cm}^2$
 - $SEU > 90 \text{ MeV/mg/cm}^2$ read mode
 - $SEU = 18 \text{ MeV/mg/cm}^2$ write mode
- High endurance
 - 10,000 cycles/byte (Page Programming Mode)
 - 10 year data retention
- Page Write Mode: 1 to 8 X 128 byte page
- High Speed:
 - 150 and 200 ns maximum access times
- Automatic programming
 - 10 ms automatic Page/Byte write
- Low power dissipation
 - 160 mW/MHz active current
 - 880 μW standby current

DESCRIPTION:

Maxwell Technologies' 79C0832 multi-chip module (MCM) memory features a greater than 100 krad (Si) total dose tolerance, dependent upon orbit. Using Maxwell Technologies' patented radiation-hardened RAD-PAK® MCM packaging technology, the 79C0832 is the first radiation-hardened 8 megabit MCM EEPROM for space application. The 79C0832 uses eight 1 Megabit high speed CMOS die to yield an 8 megabit product. The 79C0832 is capable of in-system electrical byte and page programmability. It has a 128 x 8 byte page programming function to make its erase and write operations faster. It also features Data Polling and a Ready/Busy signal to indicate the completion of erase and programming operations. In the 79C0832, hardware data protection is provided with the RES pin, in addition to noise protection on the WE signal and write inhibit on power on and off. Software data protection is implemented using the JEDEC optional standard algorithm.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Maxwell Technologies self-defined Class K.



TABLE 1. 79C0832 PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
84-77, 29-37	ADDR0 to ADDR16	Address Input
48-55, 66-73, 96, 1-7, 18-25	I/O0 to I/O31	Data Input/Output
61	\overline{OE}	Output Enable
41, 43	$\overline{CE0-1}$	Chip Enable 0 through 1
45	\overline{WE}	Write Enable
10, 17, 28, 40, 44, 58, 65, 76, 87, 93	5V	Power Supply
8, 9, 11-16, 26, 27, 38, 42, 46, 56, 57, 59, 60, 62-64, 74, 75, 85, 86, 88-92, 94, 95	GND	Ground
39	RDY/BUSY	Ready/Busy
47	\overline{RES}	Reset

TABLE 2. 79C0832 ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	-0.6		7.0	V
Input Voltage	V_{IN}	-0.5 ¹		7.0	V
Package Weight	RP		45		Grams
	RT		38		
	XP		TBD		
Thermal Impedance	Φ_{JC}		3		°C/W
Operating Temperature Range	T_{OPR}	-55		125	°C
Storage Temperature Range	T_{STG}	-65		150	°C

1. V_{IN} min = -3.0V for pulse width ≤ 50 ns.

TABLE 3. 79C0832 RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	V_{CC}	4.5	5.5	V
Input Voltage	V_{IL}	-0.3 ¹	0.8	V
	V_{IH}	2.2	$V_{CC} + 0.3$	V
	V_H	$V_{CC} - 0.5$	$V_{CC} + 1$	V
Operating Temperature Range	T_{OPR}	-55	125	°C

1. V_{IL} min = -1.0V for pulse width ≤ 50 ns

TABLE 4. DELTA LIMITS¹

PARAMETER	VARIATION ²
I_{CC1A}	+/- 10 %
I_{CC1D}	+/- 10 %
I_{CC2A}	+/- 10 %
I_{LI} - ADDR, CE, OE, WE	+/- 10 %
I_{LI} - D0-D31	+/- 10 %

1. Parameters are measured and recorded per MIL-STD-883 for Class K devices

2. Specified value in Table 6

TABLE 5. 79C0832 CAPACITANCE
($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Input Capacitance : $V_{IN} = 0V^1$	$C_{IN\ OE}$		6	pF
	$C_{IN\ WE}$		6	
	$C_{IN\ CE_{0-1}}$		6	
	$C_{IN\ A0-A16}$		6	
	$C_{IN\ RES}$		48	
Output Capacitance: $V_{OUT} = 0V^1$	$C_{Out\ RDY/BSY}$		6	pF
	$C_{Out\ D0-D31}$	--	12	

1. Guaranteed by design.

TABLE 6. 79C0832 DC ELECTRICAL CHARACTERISTICS
($V_{CC} = 5V \pm 10\%$, $T_A = -55\text{ TO }+125^\circ\text{C}$)

PARAMETER	TEST CONDITION	SYMBOL	SUBGROUPS	MIN	MAX	UNITS
Input Leakage Current ¹ A0-A16, \overline{CE} , \overline{WE} , \overline{OE}	$V_{IN} = V_{CC}$	I_{LI}	1, 2, 3	--	10^2	μA
	$V_{IN} = V_{IH}$				2.2 ²	mA
	$V_{IN} = 0V$				1.1 ²	mA
Input Leakage Current D0-D31	$V_{IN} = V_{CC}$	I_{LI}	1, 2, 3		4	μA
Output Leakage Current	($V_{CC} = 5.5V$, $V_{OUT} = 5.5V/0.4V$)	I_{LO}	1, 2, 3	--	4	μA
Standby V_{CC} Current ¹	$CE = ADDR = \overline{WE} = \overline{OE} = V_{CC}$	I_{CC1A}	1, 2, 3	--	80	μA
	$CE = V_{IH}$, $ADDR = \overline{WE} = \overline{OE} = V_{CC}$	I_{CC1B}			4	mA
	$CE = ADDR = \overline{WE} = \overline{OE} = V_{IH}$	I_{CC1C}		--	45	mA
	$CE = V_{IH}$, $ADDR = \overline{WE} = \overline{OE} = 0V$	I_{CC1D}		--	25	mA
Operating V_{CC} Current ^{1,3}	$OE = 0V$, $ADDR = \overline{WE} = V_{CC}$ $I_{OUT} = 0mA$, \overline{CE} Duty = 100%, Cycle = 1 μs at $V_{CC} = 5.5V$	I_{CC2A}	1, 2, 3		60	mA
	$OE = \overline{ADDR} = \overline{WE} = 0V$ $I_{OUT} = 0mA$, \overline{CE} Duty = 100%, Cycle = 1 μs at $V_{CC} = 5.5V$	I_{CC2B}	1, 2, 3	--	85	mA
	$OE = 0V$, $ADDR = \overline{WE} = V_{CC}$ $I_{OUT} = 0mA$, \overline{CE} Duty = 100%, Cycle = 150 ns at $V_{CC} = 5.5V$	I_{CC2C}	1, 2, 3	--	200	mA
	$OE = \overline{ADDR} = \overline{WE} = 0V$ $I_{OUT} = 0mA$, \overline{CE} Duty = 100%, Cycle = 150 ns at $V_{CC} = 5.5V$	I_{CC2D}	1, 2, 3		225	mA
Input Voltage $\overline{RES_PIN}$		V_{IL} V_{IH}	1, 2, 3	2.2	0.8	V
		V_H		$V_{CC} - 0.5$		

TABLE 6. 79C0832 DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ TO } +125^\circ\text{C})$

PARAMETER	TEST CONDITION	SYMBOL	SUBGROUPS	MIN	MAX	UNITS
Output Voltage	Data Lines: $V_{CC} \text{ Min}, I_{OL} = 2.1\text{mA}$	V_{OL}	1, 2, 3	--	0.4	V
	RDY/BSY_Line: $V_{CC} \text{ Min}, I_{OL} = 12\text{mA}$	V_{OL}		0.4	V	
	Data Lines: $V_{CC} \text{ Min}, I_{OH} = -400\mu\text{A}$	V_{OH}		2.4	--	V
	RDY/BSY_Line: $V_{CC} \text{ Min}, I_{OH} = -12\text{mA}$	V_{OH}		3.15	--	V
	All Outputs: $V_{CC} \text{ Min}, I_{OH} = -100\mu\text{A}$			$V_{CC} - 0.3\text{V}$	--	V

1. All Inputs are tied to V_{CC} with a $5.5\text{K}\Omega$ resistor, except for RES which is $30\text{K}\Omega$.

2. For $\overline{\text{RES}} I_{LI} = 800\mu\text{A}$ max.

3. Only one $\overline{\text{CE}}$ Active (Low)

TABLE 7. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION ¹ $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ TO } +125^\circ\text{C})$

PARAMETER	SYMBOL	SUBGROUPS	MIN	MAX	UNIT
Address Access Time $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	t_{ACC}	9, 10, 11	--	150	ns
			-150	200	
Chip Enable Access Time $\overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	t_{CE}	9, 10, 11	--	150	ns
			-150	200	
Output Enable Access Time $\overline{\text{CE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	t_{OE}	9, 10, 11	0	75	ns
			-150	125	
Output Hold to Address Change $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	t_{OH}	9, 10, 11	0	--	ns
			-150	--	
Output Disable to High-Z ² $\overline{\text{CE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	t_{DF}	9, 10, 11	0	50	ns
			-150	60	
$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	t_{DFR}	9, 10, 11	0	350	ns
			-150	450	
RES to Output Delay $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$ ³	T_{RR}	9, 10, 11	0	450	ns
			-150	650	

1. Test conditions: input pulse levels = 0.4V to 2.4V; input rise and fall times ≤ 20 ns; output load = 1 TTL gate + 100 pF (including scope and jig); reference levels for measuring timing = 0.8 V/1.8 V.

2. t_{DF} and t_{DFR} are defined as the time at which the output becomes an open circuit and data is no longer driven.

3. Guaranteed by design.

TABLE 8. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR WRITE OPERATION
 ($V_{CC} = 5V \pm 10\%$, $T_A = -55$ TO $+125^\circ\text{C}$)

PARAMETER	SYMBOL	SUBGROUPS	MIN ¹	MAX	UNITS
Address Setup Time -150 -200	t_{AS}	9, 10, 11	0 0	-- --	ns
Chip Enable to Write Setup Time (\overline{WE} controlled) -150 -200	t_{CS}	9, 10, 11	0 0	-- --	ns
Write Pulse Width CE controlled -150 -200	t_{CW}	9, 10, 11	250 350	-- --	ns
WE controlled -150 -200	t_{WP}		250 350	-- --	ns
Address Hold Time -150 -200	t_{AH}	9, 10, 11	150 200	-- --	ns
Data Setup Time -150 -200	t_{DS}	9, 10, 11	100 150	-- --	ns
Data Hold Time -150 -200	t_{DH}	9, 10, 11	10 10	-- --	ns
Chip Enable Hold Time (\overline{WE} controlled) -150 -200	t_{CH}	9, 10, 11	0 0	-- --	ns
Write Enable to Write Setup Time (\overline{CE} controlled) -150 -200	t_{WS}	9, 10, 11	0 0	-- --	ns
Write Enable Hold Time (\overline{CE} controlled) -150 -200	t_{WH}	9, 10, 11	0 0	-- --	ns
Output Enable to Write Setup Time -150 -200	t_{OES}	9, 10, 11	0 0	-- --	ns
Output Enable Hold Time -150 -200	t_{OEH}	9, 10, 11	0 0	-- --	ns
Write Cycle Time ² -150 -200	t_{WC}	9, 10, 11	-- --	10 10	ms

TABLE 8. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR WRITE OPERATION

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ TO } +125^\circ\text{C})$

PARAMETER	SYMBOL	SUBGROUPS	MIN ¹	MAX	UNITS
Data Latch Time -150 -200	t_{DL}	9, 10, 11	300 400	-- --	ns
Byte Load Window -150 -200	t_{BL}	9, 10, 11	100 200	-- --	μs
Byte Load Cycle -150 -200	t_{BLC}	9, 10, 11	.55 .95	30 30	μs
Time to Device Busy -150 -200	t_{DB}	9, 10, 11	120 170	-- --	ns
Write Start Time ³ -150 -200	t_{DW}	9, 10, 11	150 250	-- --	ns
RES to Write Setup Time ⁴ -150 -200	t_{RP}	9, 10, 11	100 200	-- --	μs
V_{CC} to RES Setup Time ⁴ -150 -200	t_{RES}	9, 10, 11	1 3	-- --	μs

1. Use this device in a longer cycle than this value.
2. t_{WC} must be longer than this value unless polling techniques or RDY/ $\overline{\text{BUSY}}$ are used. This device automatically completes the internal write operation within this value.
3. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/ $\overline{\text{BUSY}}$ are used.
4. Guaranteed by design.

TABLE 9. 79C0832 MODE SELECTION¹

PARAMETER	$\overline{\text{CE}}^2$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O	$\overline{\text{RES}}$	RDY/ $\overline{\text{BUSY}}$
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}	V_H	V_{OH}
Standby	V_{IH}	X	X	High-Z	X	V_{OH}
Write	V_{IL}	V_{IH}	V_{IL}	D_{IN}	V_H	$V_{OH} \rightarrow V_{OL}$
Deselect	V_{IL}	V_{IH}	V_{IH}	High-Z	V_H	V_{OH}
Write Inhibit	X	X	V_{IH}	--	X	--
	X	V_{IL}	X	--	X	--
Data Polling	V_{IL}	V_{IL}	V_{IH}	Data Out (I/O7)	V_H	V_{OL}
Program Reset	X	X	X	High-Z	V_L	V_{OH}

1. Refer to the recommended DC operating conditions.
2. For $\overline{\text{CE}}_{0-1}$ only one CE can be used ("on") at a time.

FIGURE 1. READ TIMING WAVEFORM




FIGURE 2. BYTE WRITE TIMING WAVEFORM (1) (\overline{WE} CONTROLLED)




FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) (\overline{CE} CONTROLLED)






FIGURE 4. PAGE WRITE TIMING WAVEFORM (1) (\overline{WE} CONTROLLED)



1) A7-A16 are Page Addresses and must be the same within a Page Write Operation.

FIGURE 5. PAGE WRITE TIMING WAVEFORM (2) (\overline{CE} CONTROLLED)



1) A7-A16 are Page Addresses and must be the same within a Page Write Operation.

FIGURE 6. DATA POLLING TIMING WAVEFORM




FIGURE 7. SOFTWARE DATA PROTECTION TIMING WAVEFORM (1) (IN PROTECTION MODE)





FIGURE 8. SOFTWARE DATA PROTECTION WAVEFORM (2) (IN NON-PROTECTION MODE)



EEPROM APPLICATION NOTES

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data integrity.

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Loading the first byte of data, the data load window opens 30µs for the second byte. In the same manner each additional byte of data can be loaded within 30µs of the preceding falling edge of either WE or CE. When CE and WE are kept high for 100µs after data input, the EEPROM enters the write mode automatically and the data input is written into the EEPROM.

WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of WE or CE, and data is latched by the rising edge of WE or CE.

Data Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows a comparison operation to determine the status of the EEPROM. The RDY/Busy signal goes low (V_{OL}) after the first write signal. At the end of the write cycle, the RDY/Busy returns to a high state (V_{OH}).

RES Signal

When RES is LOW (V_L), the EEPROM cannot be read or programmed. The EEPROM data must be protected by keeping RES low when V_{CC} is power on and off. RES should be high (V_H) during read and programming operations.




Data Protection

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.


1. Data Protection against Noise of Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation.

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width more than 20ns on the control pins.




2. Data Protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state during V_{CC} on/off by using a CPU reset signal to \overline{RES} pin.



3. \overline{RES} Signal

\overline{RES} should be kept at V_{SS} level when V_{CC} is turned on or off. The EEPROM breaks off programming operation when \overline{RES} become low, programming operation doesn't finish correctly in case that \overline{RES} falls low during programming operation. \overline{RES} should be kept high for 10 ms after the last data is input



4. Software Data Protection Enable

The 79C0832 contains a software controlled write protection feature that allows the user to inhibit all write operations to the device. This is useful in protecting the device from unwanted write cycles due to uncontrollable circuit noise or inadvertent writes caused by minor bus contentions. Software data protection is enabled by writing the following data sequence to the EEPROM and allowing the write cycle period (t_{WC}) of 10ms to elapse:

Software Data Protection Enable Sequence

Address	Data
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	A0 A0 A0 A0

5. Writing to the Memory with Software Data Protection Enabled

To write to the device once Software protection is enabled, the enable sequence must precede the data to be written. This sequence allows the write to occur while at the same time keeping the software protection enabled

Sequence for Writing Data with Software Protection Enabled.

Address	Data
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	A0 A0 A0 A0
Write Address(s)	Normal Data Input


6. Disabling Software Protection

Software data protection mode can be disabled by inputting the following 6 bytes sequence. Once the software protection sequence has been written, no data can be written to the memory until the write cycle (T_{WC}) has elapsed.

Software Protection Disable Sequence

Address	Data
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	80 80 80 80
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	20 20 20 20


Devices are shipped in the “unprotected” state, meaning that the contents of the memory can be changed as required by the user. After the software data protection is enabled, the device enters the Protect Mode where no further write commands have any effect on the memory contents.



96-PIN RAD-PAK® QUAD FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	.184	.200	.216
b	.010	.012	.013
c	---	.009	.012
D	1.408	1.420	1.432
D1	1.162		
e	.050		
S1	.129		
L	---	2.528	2.543
L1	2.485	2.500	2.505
L2	---	1.700	
A1	.152	.165	.178
N	96		


Note: All dimensions in inches



96 PIN RAD-TOLERANT QUAD FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	.167	.183	.199
b	.010	.012	.013
c	--	.009	.012
D	1.408	1.420	1.432
D1	1.162		
e	.050		
S1	.129		
L	--	2.528	2.543
L1	2.485	2.500	2.505
L2	1.700		
A1	.152	.165	.178
N	96		

Note: All dimensions in inches



96 PIN XRAY™ QUAD FLAT PACKAGE

SYMBOL	DIMENSION		
	Min	Nom	Max
A	.200	.222	.245
b	.007	.010	.013
c	.009	.009	.013
D	1.690	1.707	1.725
D1	1.150		
e	0.050		
S1	.278		
L	3.000	3.020	3.040
L1	2.985	3.000	3.005
L2	2.090	2.200	2.210
A1	.115	.130	.145
N	96		

Note: All dimensions in inches

Important Notice:


These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

Product Ordering Options



1) Products are manufactured and screened to Maxwell Technologies self-defined Class H and Class K flows.