

# 4532B

## 8-INPUT PRIORITY ENCODER

OBSOLETE

**DESCRIPTION** — The 4532B is an 8-Input Priority Encoder with eight active HIGH Priority Inputs (I<sub>0</sub>-I<sub>7</sub>), three active HIGH Address Outputs (A<sub>0</sub>-A<sub>2</sub>), an active HIGH Enable Input (E<sub>1n</sub>), an active HIGH Enable Output (E<sub>0u</sub>) and an active HIGH Group Select Output (GS).

Data is accepted on the eight Priority Inputs (I<sub>0</sub>-I<sub>7</sub>). The binary code corresponding to the highest Priority Input (I<sub>0</sub>-I<sub>7</sub>) which is HIGH is generated on the Address Outputs (A<sub>0</sub>-A<sub>2</sub>) if the Enable Input (E<sub>1n</sub>) is HIGH. Priority Input I<sub>7</sub> is assigned the highest priority. The Group Select output (GS) is HIGH when one or more Priority Inputs (I<sub>0</sub>-I<sub>7</sub>) and the Enable Input (E<sub>1n</sub>) are HIGH. The Enable Output (E<sub>0u</sub>) is HIGH when all the Priority Inputs (I<sub>0</sub>-I<sub>7</sub>) are LOW and the Enable Input (E<sub>1n</sub>) is HIGH. The Enable Input (E<sub>1n</sub>) when LOW, forces all Outputs (A<sub>0</sub>-A<sub>2</sub>, GS, E<sub>0u</sub>) LOW.

- ACTIVE HIGH PRIORITY INPUTS
- CASCADABLE

**PIN NAMES**


I <sub>0</sub> -I <sub>7</sub>	Priority Inputs
E <sub>1n</sub>	Enable Input
E <sub>0u</sub>	Enable Output
GS	Group Select Output
A <sub>0</sub> -A <sub>2</sub>	Address Outputs

**TRUTH TABLE**

INPUTS									OUTPUTS				
E <sub>1n</sub>	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	GS	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	E <sub>0u</sub>
L	X	X	X	X	X	X	X	X	L	L	L	L	L
H	L	L	L	L	L	L	L	L	L	L	L	L	H
H	H	X	X	X	X	X	X	X	H	H	H	H	L
H	L	H	X	X	X	X	X	X	H	H	H	L	L
H	L	L	H	X	X	X	X	X	H	H	L	H	L
H	L	L	L	H	X	X	X	X	H	H	L	L	L
H	L	L	L	L	H	X	X	X	H	L	H	H	L
H	L	L	L	L	L	H	X	X	H	L	H	L	L
H	L	L	L	L	L	L	H	X	H	L	L	H	L
H	L	L	L	L	L	L	L	H	H	L	L	L	L


X = Don't Care (Either HIGH or LOW)  
 L = LOW Level  
 H = HIGH Level

**LOGIC SYMBOL**




V<sub>DD</sub> = Pin 16  
 V<sub>SS</sub> = Pin 8

**CONNECTION DIAGRAM  
 DIP (TOP VIEW)**



**NOTE:**  
 The Flatpak version has the same pin-outs (Connection Diagram) as the Dual In-line Package.

LOGIC DIAGRAM



V<sub>DD</sub> = Pin 16  
 V<sub>SS</sub> = Pin 8  
 ○ = Pin Number

**FAIRCHILD CMOS • 4532B**

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

SYMBOL	PARAMETER		LIMITS									UNITS	TEMP	TEST CONDITIONS
			$V_{DD} = 5$ V			$V_{DD} = 10$ V			$V_{DD} = 15$ V					
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
$I_{DD}$	Quiescent Power	XC			20			40			80	$\mu$ A	MIN, 25°C	All inputs at 0V or $V_{DD}$
					150			300			600		MAX	
	Supply Current	XM			5			10			20	$\mu$ A	MIN, 25°C	
					150			300			600		MAX	

**AC CHARACTERISTICS AND SET-UP REQUIREMENTS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^\circ$  C (See Note 2)

SYMBOL	PARAMETER	LIMIT									UNITS	TEST CONDITIONS
		$V_{DD} = 5$ V			$V_{DD} = 10$ V			$V_{DD} = 15$ V				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
$t_{PLH}$	Propagation Delay, $E_{In}$ to $E_{Out}$		85	200		45	90		35	70	ns	$C_L = 50$ pF, $R_L = 200$ k $\Omega$ Input Transition Times $\leq 20$ ns
$t_{PHL}$			85	200		45	90		35	70		
$t_{PLH}$	Propagation Delay, $E_{In}$ to GS		65	150		35	70		25	56	ns	
$t_{PHL}$			65	150		35	70		25	56		
$t_{PLH}$	Propagation Delay, $E_{In}$ to $A_n$		70	200		35	90		30	70	ns	
$t_{PHL}$			70	200		35	90		30	70		
$t_{PLH}$	Propagation Delay, $I_n$ to $A_n$		70	200		35	90		30	70	ns	
$t_{PHL}$			70	200		35	90		30	70		
$t_{PLH}$	Propagation Delay, $I_n$ to GS		75	200		40	90		31	70	ns	
$t_{PHL}$			70	200		35	90		28	70		
$t_{TLH}$	Output Transition Time		65	135		35	75		15	45	ns	
$t_{THL}$			65	135		35	75		15	45		

**NOTES:**

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.