


CMOS BCD RATE MULTIPLIER

FEATURES

- ◆ Internally Synchronous for High Speed
- ◆ Strobe for Enabling or Inhibiting Outputs
- ◆ Enable and Cascade Inputs
- ◆ "9" Output Available for Cascading
- ◆ Complementary Outputs
- ◆ Clear and Set-To-Nine Inputs

DESCRIPTION

The 4527B is a BCD Digital Rate Multiplier (DRM) which provides an output pulse rate of the clock input pulse rate multiplied by 1/10 of the BCD input. For example, when the BCD input is 8, there will be 8 output pulses for every 10 input pulses. The output is clocked on the negative-going edge of the input clock. This device may be used to perform arithmetic operations, solve algebraic and differential equations, generate logarithms and trigonometric functions, A/D and D/A conversion, and frequency division.



RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

DC Supply Voltage $V_{DD} - V_{SS}$ 3 to 15 Vdc

Operating Temperature T_A


C	-55 to +125	°C
E	-40 to +85	°C

TRUTH TABLE

Inputs								Number of Pulses or Output Logic Level (H or L)					
D	C	B	A	No. of Clock Pulses	E_{IN}	Strobe	Cascade	Clear	Set	Pin 6 OUT	Pin 8 OUT	Pin 7 EOUT	Pin 1 "9"
0	0	0	0	10	0	0	0	0	0	L	H	1	1
0	0	0	1	10	0	0	0	0	0	1	1	1	1
0	0	1	0	10	0	0	0	0	0	2	2	1	1
0	0	1	1	10	0	0	0	0	0	3	3	1	1
0	1	0	0	10	0	0	0	0	0	4	4	1	1
0	1	0	1	10	0	0	0	0	0	5	5	1	1
0	1	1	0	10	0	0	0	0	0	6	6	1	1
0	1	1	1	10	0	0	0	0	0	7	7	1	1
1	0	0	0	10	0	0	0	0	0	8	8	1	1
1	0	0	1	10	0	0	0	0	0	9	9	1	1
1	0	1	0	10	0	0	0	0	0	10	10	1	1
1	0	1	1	10	0	0	0	0	0	11	11	1	1
1	1	0	0	10	0	0	0	0	0	12	12	1	1
1	1	0	1	10	0	0	0	0	0	13	13	1	1
1	1	1	0	10	0	0	0	0	0	14	14	1	1
1	1	1	1	10	0	0	0	0	0	15	15	1	1
X	X	X	X	10	1	0	0	0	0	Depends on internal state of counter			
X	X	X	X	10	0	1	0	0	0	L	H	1	1
X	X	X	X	10	0	0	1	0	0	H	*	1	1
1	X	X	X	10	0	0	0	1	0	10	10	H	L
0	X	X	X	10	0	0	0	1	0	L	M	H	L
X	X	X	X	10	0	0	0	0	1	L	H	L	H

*Output same as the first 16 lines of this truth table (depending on values of A, B, C, D).

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS¹

PARAMETER	V_{DD} (Vdc)	CONDITIONS	T_{LOW}^2		$+25^\circ C$			T_{HIGH}^2		Units
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	I_{DD}	$V_{IN} = V_{SS}$ or V_{DD} All valid input combinations	—	5 10 15	— 10 20	— 0.1 0.2	0.05 10 20	5 — —	150 300 600	μA_{dc}

NOTES: ¹ Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

² $T_{LOW} = -55^\circ C$ for C

= $-40^\circ C$ for E

$T_{HIGH} = +125^\circ C$ for C


= $+85^\circ C$ for E

DYNAMIC CHARACTERISTICS ($C_L = 50\text{pF}$, $T_A = 25^\circ C$)


PARAMETER	V_{DD} (Vdc)	Min.	Typ.	Max.	Units
CLOCKED OPERATION					
PROPAGATION DELAY TIME Clock to Out	t_{PLH}, t_{PHL}	5 10 15	— — —	150 75 60	300 150 120
Clock to Out		5 10 15	— — —	95 50 35	190 100 70
Clock to E_{out}		5 10 15	— — —	250 100 75	500 200 150
Clock to "9"		5 10 15	— — —	300 125 100	600 250 200
Cascade to Out		5 10 15	— — —	95 50 35	190 100 70
Strobe to Out		5 10 15	— — —	175 80 60	350 160 120
OUTPUT TRANSITION TIME	t_{TLH}, t_{THL}	5 10 15	— — —	130 65 50	260 130 100
MINIMUM CLOCK PULSE WIDTH	PW_{CL}	5 10 15	— — —	165 85 65	330 170 130
MAXIMUM CLOCK FREQUENCY	f_{CL}	5 10 15	1.5 3.0 4.0	3.0 6.0 8	— — —
MAXIMUM CLOCK RISE AND FALL TIME ¹	t_{rCL}, t_{fCL}	5 10 15	15 15 15	— — —	— — —
MINIMUM ENABLE IN SETUP TIME	t_{setup}	5 10 15	— — —	175 60 45	350 120 90
SET OR CLEAR OPERATION					
PROPAGATION DELAY TIME	t_{PLH}, t_{PHL}	5 10 15	— — —	350 150 115	700 300 230
MINIMUM SET OR CLEAR PULSE WIDTH	PW_s, PW_c	5 10 15	— — —	90 35 30	180 70 60
SET OR CLEAR REMOVAL TIME	t_{rem}	5 10 15	— — —	20 10 7.5	0 0 0

¹ When units are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the transition times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitive load.

LOGIC DIAGRAM



TIMING DIAGRAM




APPLICATIONS INFORMATION


Cascading Connections

For words of more than one digit, 4527B devices may be cascaded in two different modes: an Add mode and a Multiply mode.

In the Add mode, some of the gaps left by the more significant unit at the count of 9 are filled in by the less significant units. Output Rate = Clock Rate X (0.1 BCD₁ + 0.01 BCD₂ + ...)



Two 4527B's cascaded in the "Add" mode with a preset number of 94.



Two 4527B's cascaded in the "Multiply" mode with a preset number of 36.

In the Multiply mode, the fraction programmed into the first DRM is multiplied by the fraction programmed into the second one.

$$\text{Output Rate} = \text{Clock Rate} \times \frac{\text{BCD}_1}{10} \times \frac{\text{BCD}_2}{10} \times \dots$$

APPLICATIONS INFORMATION

Multiplication of Two Variables

$$R_1 = f_{CLK} \left(\frac{A}{10} \right)$$

$$R_2 = f_{CLK} \left(\frac{A}{10} \right) \left(\frac{B}{10} \right) = f_{CLK} \left(\frac{AB}{100} \right)$$

$$R_3 = f_{CLK} \left(\frac{N}{10} \right)$$


R_2 addresses "up" count, R_3 addresses "down" count. The interface circuit converts to a single clock with mode control. When loop stabilizes,

$$R_2 = R_3$$

$$f_{CLK} \left(\frac{AB}{100} \right) = f_{CLK} \left(\frac{N}{10} \right)$$

$$\text{or } N = \frac{AB}{10}$$

Note: To prevent simultaneous "up" and "down" commands, a multiphase clock input must be used.

Generation of $A^{2/3}$

$$R_1 = f_{CLK} \left(\frac{A^2}{100} \right) \left(\frac{1}{10} \right) = f_{CLK} \left(\frac{A^2}{1000} \right)$$

$$R_2 = f_{CLK} \left(\frac{N^3}{1000} \right)$$


At equilibrium,

$$R_1 = R_2$$

$$N^3 = A^2$$

$$\text{or } N = A^{2/3}$$

Note: To prevent simultaneous "up" and "down" commands, a multiphase clock input must be used.



Frequency Ratios

$$R_1 = f_1/10^n$$

$$R_2 = f_2 N/10^n \text{ where } n = \text{number of stages}$$

At equilibrium,

$$R_1 = R_2$$

$$N = f_1/f_2$$

Note: To prevent simultaneous commands (overlap), f_1 and f_2 may require preconditioning.

