

STD100N3LF3 STU100N3LF3

N-channel 30V - 0.0045Ω - 80A - DPAK - IPAK Planar STripFET™ II Power MOSFET

General features

Туре	V _{DSSS}	R _{DS(on)}	I _D	Pw
STD100N3LF3	30 V	<0.0055 Ω	80 A ⁽¹⁾	110 W
STU100N3LF3	30 V	<0.0055 Ω	80 A ⁽¹⁾	110 W


- 1. Current limited by package
- 100% avalanche tested
- Logic level threshold

Description


This Power MOSFET is the latest refinement of STMicroelectronics unique "Single Feature SizeTM" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics, low gate charge and less critical alignment steps therefore a remarkable manufacturing reproducibility. This new improved device has been specifically designed for Automotive application and DC-DC converters.

Applications

■ Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
STD100N3LF3	100N3LF3	DPAK	Tape & reel
STU100N3LF3	100N3LF3	IPAK	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	
	2.1 Electrical characteristics (curves)	6
3	Test circuit	9
4	Package mechanical data	. 10
5	Packaging mechanical data	. 13
6	Revision history	. 14

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	30	V
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 25^{\circ}C$	80	Α
I _D	Drain current (continuous) at T _C =100°C	70	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	320	Α
P _{TOT}	Total dissipation at $T_C = 25^{\circ}C$	110	W
	Derating factor	0.73	W/°C
dv/dt (3)	Peak diode recovery voltage slope	3.9	V/ns
T _{stg}	Storage temperature	-55 to 175	°C
T_J	Max. operating junction temperature	-55 to 175)

- 1. Current limited by package.
- 2. Pulse width limited by safe operating area
- 3. $I_{SD} \le 80A$, di/dt ≤ 360 A/ μ s, $V_{DS} \le V_{(BR)DSS}$, $T_J \le T_{JMAX}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance junction-case Max	1.36	°C/W
R _{thJA}	Thermal resistance junction-ambient Max	100	°C/W
T _I	Maximum lead temperature for soldering purpose	275	°C

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Not-repetitive avalanche current (pulse width limited by T _J max)	40	Α
E _{AS}	Single pulsed avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AV}$, $V_{DD} = 24$ V	500	mJ

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 250\mu A, V_{GS} = 0$	30			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V_{DS} = Max rating, V_{DS} = Max rating @ 125°C			1 10	μ Α μ Α
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±20V			±200	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1			٧
		$V_{GS} = 10V, I_D = 40A$ $V_{GS} = 5V, I_D = 20A$		0.0045 0.008	0.0055 0.01	Ω
R _{DS(on)}	Static drain-source on resistance	$V_{GS} = 10 \text{ V},$ $I_D = 40 \text{ A } @ 125^{\circ}\text{C}$ $V_{GS} = 5 \text{ V},$		0.0068		Ω
		I _D = 20 A @ 125°C		0.0146		Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward transconductance	V _{DS} = 10 V _, I _D = 15A		31		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		2060 728 67		pF pF pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 24V$, $I_D = 80A$ $V_{GS} = 5V$ Figure 15 on page 9		20 7 7.5	27	nC nC nC
R _G	Gate input resistance	f = 1MHz gate DC Bias = 0 Test signal level = 20mV Open drain		1.9		Ω

^{1.} Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} = 15V, I_D = 40A, R_G =4.7 Ω , V_{GS} =10V Figure 14 on page 9		9 205 31 35		ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I _{SD}	Source-drain current				80	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				320	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 40A, V_{GS} = 0$			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD} = 80A, di/dt = 100A/ μ s, V_{DD} = 25V, T_{J} = 150°C Figure 16 on page 9		40 40 2		ns μC A

^{1.} Pulse width limited by safe operating area

47/

^{2.} Pulsed: pulse duration=300µs, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characteristics

Figure 4. Transfer characteristics





Figure 5. Transconductance

Figure 6. Static drain-source on resistance



6/15

Gate charge vs gate-source voltage Figure 8. Capacitance variations Figure 7.




Figure 9. Normalized gate threshold voltage Figure 10. Normalized BVDSS vs temperature vs temperature





Figure 11. Normalized on resistance vs

temperature characteristics HV26620 HV26660 VsD Ros(on) (norm) 1. 2.2 TJ=-50℃ 1.8 1.0 25℃ 1.4 __ 175℃ V_Gs= 10V 1.0 0.8 ID=40A 0.6 0.7 0.6 L 0 100 -50 50 150 TJ(℃) 30 60 90 IsD(A)

Figure 12. Source-drain diode forward

Figure 13. Allowable lav vs time in avalanche



The previous curve gives the single pulse safe operating area for unclamped inductive loads, under the following conditions:

$$P_{D(AVE)} = 0.5 * (1.3 * BV_{DSS} * I_{AV})$$

$$E_{AS(AR)} = P_{D(AVE)} * t_{AV}$$

Where:

I_{AV} is the allowable current in avalanche

 $P_{D(AVE)}$ is the average power dissipation in avalanche (single pulse)

t_{AV} is the time in avalanche

3 Test circuit

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit





Figure 16. Test circuit for inductive load switching and diode recovery times




47/

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com


TO-251 (IPAK) MECHANICAL DATA

DIM.	mm			inch			
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α	2.2		2.4	0.086		0.094	
A1	0.9		1.1	0.035		0.043	
A3	0.7		1.3	0.027		0.051	
В	0.64		0.9	0.025		0.031	
B2	5.2		5.4	0.204		0.212	
В3			0.85			0.033	
B5		0.3			0.012		
B6			0.95			0.037	
С	0.45		0.6	0.017		0.023	
C2	0.48		0.6	0.019		0.023	
D	6		6.2	0.236		0.244	
Е	6.4		6.6	0.252		0.260	
G	4.4		4.6	0.173		0.181	
Н	15.9		16.3	0.626		0.641	
L	9		9.4	0.354		0.370	
L1	0.8		1.2	0.031		0.047	
L2		0.8	1		0.031	0.039	




DPAK MECHANICAL DATA


DIM		mm.		inch			
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
Α	2.2		2.4	0.086		0.094	
A1	0.9		1.1	0.035		0.043	
A2	0.03		0.23	0.001		0.009	
В	0.64		0.9	0.025		0.035	
b4	5.2		5.4	0.204		0.212	
С	0.45		0.6	0.017		0.023	
C2	0.48		0.6	0.019		0.023	
D	6		6.2	0.236		0.244	
D1		5.1			0.200		
Е	6.4		6.6	0.252		0.260	
E1		4.7			0.185		
е		2.28			0.090		
e1	4.4		4.6	0.173		0.181	
Н	9.35		10.1	0.368		0.397	
L	1			0.039			
(L1)		2.8			0.110		
L2		0.8			0.031		
L4	0.6		1	0.023		0.039	
R		0.2			0.008		
V2	0°		8°	0°		8°	



5 Packaging mechanical data DPAK FOOTPRINT



TAPE AND REEL SHIPMENT



6 Revision history

Table 8. Revision history

Date	Revision	Changes
07-Feb-2006	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com