



EMIF02-USB03F2

IPAD™

2 LINES EMI FILTER INCLUDING ESD PROTECTION

PRODUCT CHARACTERISTICS

ESD protection and EMI filtering for:

- USB OTG port

DESCRIPTION

The EMIF02-USB03F2 is a highly integrated array designed to suppress EMI / RFI noise for USB OTG (On The Go).

The EMIF02-USB03F2 Flip-Chip packaging means the package size is equal to the die size.

Additionally, this filter includes an ESD protection circuitry which prevents the protected device from destruction when subjected to ESD surges up to 15 kV on external contacts.

BENEFITS

- 2 lines low-pass-filter + 2 lines ESD protection
- High efficiency in EMI filtering
- Lead Free package
- Very low PCB space consuming: < 3.25 mm²
- Very thin package: 0.65 mm
- High efficiency in ESD suppression (IEC61000-4-2 level 4)
- High reliability offered by monolithic integration
- High reducing of parasitic elements through integration and wafer level packaging.

COMPLIES WITH THE FOLLOWING STANDARDS: IEC61000-4-2

Level 4 on external pins 15kV (air discharge)
8kV (contact discharge)

Level 1 on internal pins 2kV (air and contact discharge)

Table 1: Order Code

Part Number	Marking
EMIF02-USB03F2	FU




Figure 1: Pin Configuration (ball side)





Figure 2: Schematic



TM: IPAD is a trademark of STMicroelectronics.


EMIF02-USB03F2

Table 2: Absolute Ratings ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter and test conditions	Value	Unit
V_{PP}	External pins (D1, C1, A2, A3, B3)	15	kV
	ESD discharge IEC61000-4-2, air discharge	8	
	ESD discharge IEC61000-4-2, contact discharge	2	
	Internal pins (D3, C3, C2, B2, B1)	2	
T_j	Maximum junction temperature	125	$^{\circ}\text{C}$
T_{op}	Operating temperature range	- 40 to + 85	$^{\circ}\text{C}$
T_{stg}	Storage temperature range	- 55 to + 150	$^{\circ}\text{C}$

Table 3: Electrical Characteristics ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter
V_{BR}	Breakdown voltage
I_{RM}	Leakage current @ V_{RM}
V_{RM}	Stand-off voltage
V_{CL}	Clamping voltage
R_d	Dynamic impedance
I_{PP}	Peak pulse current
C_{line}	Input line capacitance per line



Symbol	Test conditions	Min.	Typ.	Max.	Unit
V_{BR}	$I_R = 1 \text{ mA}$	14			V
I_{RM}	$V_{RM} = 3\text{V}$		0.1	0.5	μA
C_{line}	@ 0V			20	pF
R_1, R_2	Tolerance $\pm 5\%$		33		Ω
R_3	Tolerance $\pm 5\%$		1.30		k Ω
R_4	Tolerance $\pm 5\%$		17		k Ω
R_5	Tolerance $\pm 5\%$		15		k Ω

Figure 3: Application Schematic




Figure 4: Filtering measurements




Figure 5: Analog crosstalk measurements




Figure 6: ESD response to IEC61000-4-2 (+15kV air discharge) on one input V(in) and on one output (Vout)




Figure 7: ESD response to IEC61000-4-2 (-15kV air discharge) on one input V(in) and on one output (Vout)




Figure 8: Junction capacitance versus reverse voltage applied (typical values)




Figure 9: Aplac model




Figure 10: Aplac parameters

Ls	950pH	Rs_usb03_gnd	0.9
Rs	150m	Lgnd	50pH
R_33R	33	Rgnd	100m
R_1k3	1.3k	Cgnd	0.15pF
R_15k	15k	Lbump	50pH
R_17k	17k	Rbump	20m
Cz_usb03	11pF	Cbump	2.4pF
Rs_usb03	1	Rsubump	100m
Cz_usb03_gnd	220pF		

Figure 11: Order Code




Figure 12: FLIP-CHIP Package Mechanical Data




Figure 14: Foot Print Recommendations




Figure 15: Marking




Figure 14: Packing




Table 4: Ordering Information

Ordering code	Marking	Package	Weight	Base qty	Delivery mode
EMIF02-USB03F2	FU	Flip-Chip	4.5 mg	5000	Tape & reel 7"

Note: More packing informations are available in the application note
 AN1235: "Flip-Chip: Package description and recommendations for use"
 AN1751: "EMI Filters: Recommendations and measurements"

Table 5: Revision History

Date	Revision	Description of Changes
14-Oct-2004	1	First issue.
25-Oct-2004	2	Figure 13 on page 5: Flip-Chip marking dimensions updated.
27-Oct-2004	3	Minor layout update. No content change.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

