



# 512K x 64 Synchronous Pipeline NBL SRAM

## FEATURES

- Fast clock speed: 166, 150, 133, and 100MHz
- Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Fast OE# access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Separate +2.5V ± 5% power supplies for core I/O (V<sub>CC</sub> + V<sub>CCQ</sub>)
- Double Word Write Control
- Clock-controlled and registered addresses, data I/Os and control signals
- Packaging:
  - 119 bump BGA package
- Low capacitive bus loading

## DESCRIPTION


The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 32Mb Sync SRAM integrate two 512K x 32 SRAMs into a single BGA package to provide 512K x 64 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable are synchronized to input clock. Output Enable controls the outputs at any given time and to Asynchronous Input. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

NOTE: NBL = No Bus Latency is equivalent to the industry ZBT™ devices.

**FIG. 1 PIN CONFIGURATION**  
(TOP VIEW)

	1	2	3	4	5	6	7	8	9
<b>A</b>	DQ <sub>F</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>	NC	DQ <sub>G</sub>	DQ <sub>G</sub>	DQ <sub>G</sub>	DQ <sub>G</sub>
<b>B</b>	DQ <sub>F</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>	NC	DQ <sub>G</sub>	DQ <sub>G</sub>	DQ <sub>G</sub>	DQ <sub>G</sub>
<b>C</b>	DQ <sub>E</sub>	DQ <sub>E</sub>	DQ <sub>E</sub>	DQ <sub>E</sub>	NC	DQ <sub>H</sub>	DQ <sub>H</sub>	DQ <sub>H</sub>	DQ <sub>H</sub>
<b>D</b>	DQ <sub>E</sub>	DQ <sub>E</sub>	DQ <sub>E</sub>	DQ <sub>E</sub>	NC	DQ <sub>H</sub>	DQ <sub>H</sub>	DQ <sub>H</sub>	DQ <sub>H</sub>
<b>E</b>	NC	NC	NC	V <sub>CCQ</sub>	V <sub>CCQ</sub>	V <sub>CCQ</sub>	NC	NC	NC
<b>F</b>	SA	V <sub>CCQ</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CCQ</sub>	SA
<b>G</b>	SA	CE#	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	SA	SA
<b>H</b>	SA	NC	V <sub>SS</sub>	WE1#	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	SA	SA
<b>J</b>	SA <sub>18</sub>	CE2#	SS <sub>CK</sub>	OE#	NC	NC	NC	SA <sub>1</sub>	SA <sub>0</sub>
<b>K</b>	SA	CE2	V <sub>SS</sub>	WE0#	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	SA	SA
<b>L</b>	SA	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	SA	SA
<b>M</b>	SA	V <sub>CCQ</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CCQ</sub>	SA
<b>N</b>	NC	NC	NC	V <sub>CCQ</sub>	V <sub>CCQ</sub>	V <sub>CCQ</sub>	NC	NC	NC
<b>P</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	DQ <sub>D</sub>	DQ <sub>D</sub>	NC	DQ <sub>A</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>R</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	DQ <sub>D</sub>	DQ <sub>D</sub>	NC	DQ <sub>A</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>T</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	DQ <sub>C</sub>	DQ <sub>C</sub>	NC	DQ <sub>B</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>U</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	DQ <sub>C</sub>	DQ <sub>C</sub>	NC	DQ <sub>B</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>

## BLOCK DIAGRAM





### FUNCTION DESCRIPTION

The WED2ZL64512S is an NBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#) are synchronized to rising clock edges.

Output Enable (OE#) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE# is driven low, the write enable input signals WE# are driven high. The internal array is read between the first

rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data.

Write operation occurs when WE# is driven low at the rising edge of the clock. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycle later.

### TRUTH TABLES

#### SYNCHRONOUS TRUTH TABLE

CEx#	WE#	OE#	CK	Address Accessed	Operation
H	X	X	↑	N/A	Deselect
L	H	L	↑	Current Address	Read Cycle
L	H	H	↑	N/A	NOP/Dummy Read
X	X	H	↑	N/A	Dummy Read
L	L	X	↑	Current Address	Write Cycle
L	L	X	↑	N/A	NOP/Write Abort

- NOTES:
1. X means "Don't Care."
  2. The rising edge of clock is symbolized by (↑)
  3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
  4. WRITE# = L means Write operation in WRITE TRUTH TABLE.  
WRITE# = H means Read operation in WRITE TRUTH TABLE.



## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	$-0.3V \leq T_A \leq +3.6V$
V <sub>IN</sub> (DQx)	$-0.3V \leq T_A \leq +3.6V$
V <sub>IN</sub> (Inputs)	$-0.3V \leq T_A \leq +3.6V$
Storage Temperature (BGA)	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$
Short Circuit Output Current	100mA

\*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C)

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	V <sub>IH</sub>		1.7	V <sub>CC</sub> + 0.3	V	1
Input Low (Logic 0) Voltage	V <sub>IL</sub>		-0.3	0.7	V	1
Input Leakage Current	I <sub>LI</sub>	0V V <sub>IN</sub> V <sub>CC</sub>	-5	5	mA	
Output Leakage Current	I <sub>LO</sub>	Output(s) Disabled, 0V V <sub>IN</sub> V <sub>CC</sub>	-5	5	mA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA	2.0	---	V	1
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0mA	---	0.4	V	1
Supply Voltage	V <sub>CC</sub>		2.375	2.625	V	1

NOTES: 1. All voltages referenced to V<sub>SS</sub> (GND)

## DC CHARACTERISTICS

Description	Symbol	Conditions	Typ	166	150	133	100	Units	Notes
				MHz	MHz	MHz	MHz		
Power Supply Current: Operating	I <sub>CC</sub>	Device Selected; All Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; Cycle Time = T <sub>CYC</sub> MIN; V <sub>CC</sub> = MAX; Output Open		650	600	560	500	mA	1, 2
Power Supply Current: Standby	I <sub>SB2</sub>	Device Deselected; V <sub>CC</sub> = MAX; All Inputs ≤ V <sub>SS</sub> + 0.2 or V <sub>CC</sub> - 0.2; All Inputs Static; CK Frequency = 0	30	60	60	60	60	mA	2
Clock Running Standby Current	I <sub>SB4</sub>	Device Deselected; V <sub>CC</sub> = MAX; All Inputs ≤ V <sub>SS</sub> + 0.2 or V <sub>CC</sub> - 0.2; Cycle Time = T <sub>CYC</sub> MIN		140	120	100	80	mA	2

NOTES: 1. I<sub>CC</sub> is specified with no output current and increases with faster cycle times. I<sub>CC</sub> increases with faster cycle times and greater output loading.  
2. Typical values are measured at 2.5V, 25°C, and 10ns cycle time.

## BGA CAPACITANCE

Description	Symbol	Conditions	Typ	Max	Units	Notes
Control Input Capacitance	C <sub>L</sub>	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Input/Output Capacitance (DQ)	C <sub>O</sub>	T <sub>A</sub> = 25°C; f = 1MHz	6	8	pF	1
Address Capacitance	C <sub>A</sub>	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Clock Capacitance	C <sub>CK</sub>	T <sub>A</sub> = 25°C; f = 1MHz	3	5	pF	1

NOTES: 1. This parameter is sampled.



AC CHARACTERISTICS

Parameter	Symbol	166MHz		150MHz		133MHz		100MHz		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Clock Time	t <sub>CYC</sub>	6.0		6.7		7.5		10.0		ns
Clock Access Time	t <sub>CD</sub>	--	3.5	--	3.8	--	4.2	--	5.0	ns
Output enable to Data Valid	t <sub>OE</sub>	--	3.5	--	3.8	--	4.2	--	5.0	ns
Clock High to Output Low-Z	t <sub>LZC</sub>	1.5	--	1.5	--	1.5	--	1.5	--	ns
Output Hold from Clock High	t <sub>OH</sub>	1.5	--	1.5	--	1.5	--	1.5	--	ns
Output Enable Low to output Low-Z	t <sub>LZOE</sub>	0.0	--	0.0	--	0.0	--	0.0	--	ns
Output Enable High to Output High-Z	t <sub>HZOE</sub>	--	3.0	--	3.0	--	3.5	--	3.5	ns
Clock High to Output High-Z	t <sub>HZC</sub>	--	3.0	--	3.0	--	3.5	--	3.5	ns
Clock High Pulse Width	t <sub>CH</sub>	2.2	--	2.5	--	3.0	--	3.0	--	ns
Clock Low Pulse Width	t <sub>CL</sub>	2.2	--	2.5	--	3.0	--	3.0	--	ns
Address Setup to Clock High	t <sub>AS</sub>	1.5	--	1.5	--	1.5	--	1.5	--	ns
CKE Setup to Clock High	t <sub>CES</sub>	1.5	--	1.5	--	1.5	--	1.5	--	ns
Data Setup to Clock High	t <sub>DS</sub>	1.5	--	1.5	--	1.5	--	1.5	--	ns
Write Setup to Clock High	t <sub>WS</sub>	1.5	--	1.5	--	1.5	--	1.5	--	ns
Chip Select Setup to Clock High	t <sub>CSS</sub>	1.5		1.5		1.5		1.5		ns
Address Hold to Clock high	t <sub>AH</sub>	0.5	--	0.5	--	0.5	--	0.5	--	ns
CKE Hold to Clock High	t <sub>CEH</sub>	0.5	--	0.5	--	0.5	--	0.5	--	ns
Data Hold to Clock High	t <sub>DH</sub>	0.5	--	0.5	--	0.5	--	0.5	--	ns
Write Hold to Clock High	t <sub>WH</sub>	0.5	--	0.5	--	0.5	--	0.5	--	ns
Chip Select Hold to Clock High	t <sub>CSH</sub>	0.5	--	0.5	--	0.5	--	0.5	--	ns

NOTES:


- All Address inputs must meet the specified setup and hold times for all rising clock (CK) edges when ADV is sampled low and CE# is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- Chip enable must be valid at each rising edge of CK (when ADV is Low) to remain enabled.
- A write cycle is defined by WE# low having been registered into the device. A Read cycle is defined by WE# High. Both cases must meet setup and hold times.

AC TEST CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 2.5V ± 5%, Unless Otherwise Specified)


Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A)

OUTPUT LOAD (A)



OUTPUT LOAD (B)


(FOR t<sub>LZC</sub>, t<sub>LZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZC</sub>)



\*Including Scope and Jig Capacitance



FIG. 3 TIMING WAVEFORM OF READ CYCLE




NOTES: WRITE# = L means WE# = L, and BWx# = L  
 CEx# refers to the combination of CE1#, CE2, CE#.

□ Don't Care  
 ⊗ Undefined



**FIG. 4 TIMING WAVEFORM OF WRITE CYCLE**




NOTES: WRITE# = L means WE# = L, and BWx# = L.  
CEx# refers to the combination of CE1#, CE2 and CE3#.

□ Don't Care  
⊗ Undefined



FIG. 5 TIMING WAVEFORM OF SINGLE READ/WRITE




NOTES: WRITE# = L means WE# = L, and BWx# = L.  
CEx# refers to the combination of CE1#, CE2 and CEz#.

□ Don't Care  
⊗ Undefined



FIG. 7 TIMING WAVEFORM OF CE# OPERATION




NOTES: WRITE# = L means WE# = L, and BWx# = L.  
CEx# refers to the combination of CE1#, CE2 and CE3#.

□ Don't Care  
⊠ Undefined





**PACKAGE DIMENSION: 119 BUMP PBGA**



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE: Ball attach pad for above BGA package is 620 microns in diameter. Pad is solder mask defined.

**ORDERING INFORMATION**

COMMERCIAL TEMP RANGE (0°C ≤ TA ≤ 70°C)

Part Number	Configuration	t <sub>cd</sub> (ns)	Clock (MHz)
WED2ZL64512S35BC	512K x 64	3.5	166
WED2ZL64512S38BC	512K x 64	3.8	150
WED2ZL64512S42BC	512K x 64	4.2	133
WED2ZL64512S50BC	512K x 64	5.0	100