



12-Bit, Buffered Multiplying DAC

- ±1.0 LSB Relative Accuracy Over Temperature
- Monotonic to 12-Bits Over Temperature
- High Stability, Segmented Architecture
- Proprietary, Low TCR Thin—Film Resistor Technology
- Operates With +5V to +15V Power Supplies
- On-Board, Level—Triggered Latches
- 2kVESD Protection on all Digital Inputs



DESCRIPTION...

The **SP7545** is a low–cost, high stability 12–bit CMOS multiplying DAC with on–board data latches. The **SP7545** is constructed using a proprietary low–TCR thin–film process that requires no laser–trimming to achieve 12–bit performance. With no laser–trimming, inherent high stability, and a segmented (decoded) DAC architecture, the **SP7545** retains its performance over time and temperature. The **SP7545** is available for use in commercial and industrial temperature ranges. It is available in 20–pin plastic DIP and PLCC packages.





ABSOLUTE MAXIMUM RATINGS

(T_A = 25°C unless otherwise noted.)

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{DD} to GND	0.3V, +17V
Digital Input Voltage to GND	0.3V, V _{DD} +0.3V
V _{REE} or V _{REE} to GND	±25V
Output Voltage (Pin 1, Pin 2)	0.3V, V _{DD} +0.3V
Power Dissipation (Any Package to +75°C)	450mW
Derates above 75°C by	6mW/°C
Dice Junction Temperature	+150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	+300°C



CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

 $(T_A = 25^{\circ}C; V_{DD} = +5V \text{ or } +15V \text{ as noted}; V_{REF} = +10V; I_{O1} = AGND = GND = 0V; unipolar unless otherwise noted.)$

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
STATIC PERFORMANCE					
Resolution	12			Bits	
Integral Non-Linearity					Note 6
_J			±2.0	LSB	Note 5; 11-bit relative accuracy
_K			±1.0	LSB	Note 5; 12-bit relative accuracy
Differential Non-Linearity					Note 7
_J			±4.0	LSB	Note 5; monotonic to 12-bits
_K			±1.0	LSB	Note 5; monotonic to 12-bits
Gain Error					Note 16
J			±20	LSB	$V{DD} = +5V$; Note 5
14			±25	LSB	$V_{DD} = +15V$
–K			±10	LSB	$V_{DD} = +5V$
			±15	LSB	$V_{DD} = +15V$
Output Leakage Current			±10	nA	At I _{o1} (Pin 1); Note 5 and 17
AC PERFORMANCE CHARA	ACTERIS	TICS			Output Amplifier HOS-050;
					Note 10
Propagation Delay			300	ns	V _{DD} = +5V; Note 11
			250	ns	$V_{DD}^{BB} = +15V$; Note 11
Current Settling Time			2.0	μs	Full scale transition; Note 12
Output Capacitance		50	200	pF	WR, CS = 0V; data inputs V_i
			200	pF	Note 5; data inputs V _{DD}
		25	70	pF	Data inputs 0V
O			70	pF	Note 5; data inputs 0V
Glitch Energy		250		nV-s	Note 13
Multiplying Feedthrough Error		2.0		mV_{P-P}	Measured at output I _{o1} ; Note 14
		0.2		$mV_{_{P.P}}$	Measured at output I _{o1} ; Note 15
STABILITY					
Gain Error TC		±1.0	±2.0	ppm/°C	
			±2.0	ppm/°C	Note 5
Integral Non-Linearity TC		±0.1	±1.0	ppm/°C	
			±1.0	ppm/°C	Note 5
Differential Non-Linearity TC		±0.1	±1.0	ppm/°C	=
			±1.0	ppm/°C	Note 5
Power Supply Rejection		±0.002	±0.01	%/%	%/0.005% change in power
				0.4.1= :	supply voltage
			±0.02	%/%	Note 5
REFERENCE INPUT					
Input Resistance	7	10	15	ΚΩ	Pin 19 to GND
Input Resistance TC		±150		ppm/°C	
Voltage Range			±25	Volts	Note 5 and 8
Input Resistance TC				ppm/°C	



SPECIFICATIONS (continued)

 $(T_A=25^{\circ}C; V_{DD}=+5V, V_{RFF}=+10V; I_{O1}=AGND=GND=0V; unipolar unless otherwise noted.)$

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DIGITAL INPUTS					
Logic Levels					
V _{IH}	2.4		V _{DD}	Volts	V _{DD} = +5V
			2.4	Volts	V _{DD} = +5V; Note 5
	13.5		V _{DD}	Volts	$V_{DD} = +15V$
	0.0		13.5	Volts	V _{DD} = +15V; Note 5
V _{IL}	-0.3		0.8 0.8	Volts Volts	$V_{DD}^{SS} = +5V$
	-0.3		1.5	Volts	V_{DD}^{DD} = +5V; Note 5 V_{DD} = +15V
	-0.5		1.5	Volts	$V_{DD} = +15V$; Note 5
Input Current			±1.0	μA	$V_{DD} = 0V \text{ or } V_{DD}$
,			±10	μA	V _{IN} = 0V or V _{DD} Note 5 and 9
Input Capacitance				,	V _{IN} = 0; Note 5 and 8
Bits 1—12			5	pF	
WR, CS			20	pF	
Coding		D:			
Unipolar		Binary offset Bina			
Bipolar	C	niset bina	l y		
POWER REQUIREMENTS				_	AH 1: 1: 1
Supply Current			2.0 2.0	mA	All digital inputs V _{IL} or V _{IH}
			2.0	mA	Note 5; all digital inputs
			0.5	mA	V _{IL} or V _{IH} Note 18
			0.0	mA	Note 5 and 18
ENVIRONMENTAL AND ME	CHANICA	L			
Operating Temperature		_			
Commercial	0		+70	°c	
Industrial	-40		+85	°C	
Storage Temperature	-65		+150	°C	
Package		oin Plastic			
	20-p	pin Plastic	LCC		

Notes and Cautions:

- Do not apply voltages higher than V_{DD} or less than GND potential on any terminal other than V_{REF} or V_{RFB} . 1.
- 2. The digital inputs are diode-clamp protected against ESD damage. However, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above these specifications is not implied. Exposure to the above maximum rated conditions for extended periods may affect device reliability.
- From T_{MIN} to T_{MAX} . 5.
- 6. End-point linearity
- 7. Differential Non-linearity is the deviation of an output step from the theoretical value of 1 LSB for any two adjacent digital input codes.
- 8. Guaranteed by design, but not production tested.
- Logic inputs are MOS gates. $I_{\rm IN}$ typically is less than 1nA @ 25°C.
- 10. AC performance characteristics are included for design guidance only and are subject to sample testing only.
- 11. $R_L = 100\Omega$, $C_{EXT} = 13pF$; all data inputs 0V to V_{DD} or V_{DD} to 0V; from 50% digital input change to 90% of final analog output.
- 12. Settling to $\pm 0.01\%$ FSR (strobed); all data inputs 0V to V_{DD} or V_{DD} to 0V.
- $V_{REF} = 0V$, DAC register alternatively loaded with all 0's and all 1's. 13.
- 14.
- 15.
- V_{REF} = 20V_{p.p.}; F = 10kHz sinewave. V_{REF} = 20V_{p.p.}; F = 1kHz sinewave. Measured using internal feedback resistor with DAC loaded with all 1's. 16.
- 17. All digital inputs = 0V.
- All digital inputs 0V or V_{DD} 18.



ORDERING INFORMATION				
Model	Integral Linearity	Package		
0°C to +70°C Operating Temperate	ıre			
SP7545JCN	±2LSB	20-pin, 0.3" Plastic DIF		
SP7545JCL	±2LSB	20-pin PLCC		
SP7545KCN	±1LSB	20-pin, 0.3" Plastic DIF		
SP7545KCL	±1LSB	20–pin PLCC		
-40°C to +85°C Operating Temper	ature			
	±2LSB			
SP7545JIL	±2LSB	20-pin PLCC		
	±1LSB			
SP7545KIL	±1LSB	20-pin PLCC		

