Amplifier Transistor

NPN Silicon

Features

• Pb-Free Package is Available

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector – Emitter Voltage	V _{CEO}	25	Vdc
Collector-Base Voltage	V _{CBO}	40	Vdc
Emitter-Base Voltage	V _{EBO}	4.0	Vdc
Collector Current — Continuous	۱ _C	100	mAdc

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 1) @T _A = 25°C Derate above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate, (Note 2) @T _A = 25°C Derate above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance, Junction-to-Ambient	R_{\thetaJA}	417	°C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


1. FR-5 = $1.0 \times 0.75 \times 0.062$ in.

2. Alumina = $0.4 \times 0.3 \times 0.024$ in. 99.5% alumina.



ON Semiconductor®


http://onsemi.com





SOT-23 (TO-236) CASE 318-08 **STYLE 6**

MARKING DIAGRAM



RO = Specific Device Code Μ

= Date Code*

= Pb-Free Package (Note: Microdot may be in either location) *Date Code orientation and/or overbar may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]
MMBT6521LT1	SOT-23	3000/Tape & Reel
MMBT6521LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector – Emitter Breakdown Voltage $(I_C = 0.5 \text{ mAdc}, I_B = 0)$	V _{(BR)CEO}	25	-	Vdc
Emitter – Base Breakdown Voltage $(I_E = 10 \ \mu Adc, I_C = 0)$	V _{(BR)EBO}	4.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}, I_E = 0$)	I _{СВО}	-	0.5	μAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	I _{EBO}	-	10	nAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 100 \mu Adc, V_{CE} = 10 Vdc$) ($I_C = 2.0 m Adc, V_{CE} = 10 Vdc$)	h _{FE}	150 300	_ 600	-
Collector – Emitter Saturation Voltage $(I_C = 50 \text{ mAdc}, I_B = 5.0 \text{ mAdc})$	V _{CE(sat)}	-	0.5	Vdc
SMALL-SIGNAL CHARACTERISTICS				-
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C _{obo}	-	3.5	pF
Noise Figure ($I_C = 10 \ \mu Adc$, $V_{CE} = 5.0 \ Vdc$, Power Bandwidth = 15.7 kHz, 3.0 dB points @ = 10 Hz and 10 kHz)	NF	-	3.0	dB





Figure 1. Transistor Noise Model

EQUIVALENT SWITCHING TIME TEST CIRCUITS




*Total shunt capacitance of test jig and connectors

Figure 2. Turn-On Time

Figure 3. Turn–Off Time


TYPICAL NOISE CHARACTERISTICS


 $(V_{CE}=5.0~Vdc,~T_{A}=25^{\circ}C)$



NOISE FIGURE CONTOURS

 $(V_{CE} = 5.0 \text{ Vdc}, \text{ T}_{A} = 25^{\circ}\text{C})$





Noise Figure is defined as:

$$NF = 20 \log_{10} \left(\frac{e_{n}^{2} + 4KTR_{S} + I_{n}^{2}R_{S}^{2}}{4KTR_{S}} \right)^{1/2}$$


en = Noise Voltage of the Transistor referred to the input. (Figure 3)

 I_n = Noise Current of the Transistor referred to the input. (Figure 4)


 \ddot{K} = Boltzman's Constant (1.38 x 10⁻²³ j/°K)


- T = Temperature of the Source Resistance ($^{\circ}$ K)
- R_{S} = Source Resistance (Ohms)


TYPICAL STATIC CHARACTERISTICS





TYPICAL DYNAMIC CHARACTERISTICS











DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 21. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 20 was calculated for various duty cycles.

To find $Z_{\theta JA(t)}$, multiply the value obtained from Figure 20 by the steady state value $R_{\theta JA}$.

Example:

The MPS6521 is dissipating 2.0 watts peak under the following conditions:

 $t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms}. (D = 0.2)$

Using Figure 20 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore

 $\Delta T = r(t) \ge P_{(pk)} \ge R_{\theta JA} = 0.22 \ge 2.0 \ge 200 = 88^{\circ}C.$


For more information, see ON Semiconductor Application Note AN569/D, available from the Literature Distribution Center or on our website at **www.onsemi.com**.


The safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 22 is based upon $T_{J(pk)} = 150^{\circ}C$; T_C or T_A is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 20. At high case or ambient temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AN**





NOTES 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH

2.

MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD 3. THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 318-01 THRU -07 AND -09 OBSOLETE, NEW


4. STANDARD 318-08

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104

STYLE 6: PIN 1. BASE 2. EMITTER

3. COLLECTOR

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications and actual performance may any content applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, ad distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, and claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative