

# 16-Mbit (1M x 16) Static RAM

### **Features**

- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - 990 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Available in Pb-free and non Pb-free 54-pin TSOP II package

### **Functional Description**

The CY7C1061BV33 is a high-performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

Writing to the device is accomplished by enabling the chip (CE LOW) while forcing the Write Enable (WE) input LOW. If Byte


Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

Reading from the device is accomplished by enabling the chip by taking  $\overline{\text{CE}}$  LOW while forcing the Output Enable  $(\overline{\text{OE}})$  LOW and the Write Enable  $(\overline{\text{WE}})$  HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW and WE LOW).

The CY7C1061BV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.

## Logic Block Diagram



## Pin Configurations<sup>[1, 2]</sup> 54-pin TSOP II (Top View)

| V. P                                    |            | (        | p 1.011,                                |
|---|------------|----------|---|
| I/O <sub>12</sub> □                     | 1          | 54       | □I/O <sub>11</sub>                      |
| Vcc⊏                                    | 2          | 53       | $\exists V_{SS}$                        |
| I/O <sub>13</sub> □                     | 3          | 52       | □I/O <sub>10</sub>                      |
| I/O <sub>14</sub> □                     | 4          | 51       | □I/O <sub>9</sub>                       |
| $V_{SS} \square$                        | 5          | 50       | □Vcc                                    |
| I/O <sub>15</sub> □                     | 6          | 49       | □ I/O <sub>8</sub>                      |
| $A_4$                                   | 7          | 48       | □ A <sub>5</sub>                        |
| A <sub>3</sub> □                        | 8          | 47       | □ A <sub>6</sub>                        |
| $A_2^{\circ}$                           | 9          | 46       | $\Box A_7$                              |
| $A_1^-$                                 | 10         | 45       | □ A <sub>8</sub>                        |
| A <sub>0</sub> □                        | 11         | 44       | □ A <sub>9</sub>                        |
| BHE [                                   | 12         | 43       | □NC                                     |
| CE                                      | 13         | 42       | □ OE                                    |
| V <sub>CC</sub> □                       | 14         | 41       | $\exists V_{SS}$                        |
| WEL                                     | 15         | 40       | DNU/V <sub>SS</sub>                     |
| DNU/V <sub>CC</sub> □                   | 16         | 39       | □BLE                                    |
| A <sub>19</sub> □                       | 17         | 38       | □A <sub>10</sub>                        |
| A <sub>18</sub>                         | 18         | 37       | □A <sub>11</sub>                        |
| A <sub>17</sub>                         | 19         | 36       | $\Box$ A <sub>12</sub>                  |
| A <sub>16</sub>                         | 20         | 35       | □A <sub>13</sub>                        |
| A <sub>15</sub>                         | 21         | 34       | □A <sub>14</sub>                        |
| I/O <sub>0</sub> □                      | 22         | 33       | ∐I/O <sub>7</sub>                       |
| V <sub>CC</sub>                         | 23         | 32       |   |
| I/O <sub>1</sub> □                      | 24         | 31       | □ I/O <sub>6</sub>                      |
| I/O <sub>2</sub> □<br>V==□              | 25         | 30       | □ I/O <sub>5</sub>                      |
| V <sub>SS</sub> □<br>I/O <sub>3</sub> □ | 26<br>27   | 29<br>28 | □ V <sub>CC</sub><br>□ I/O <sub>4</sub> |
| ı, ∪3∟                                  | <b>4</b> 1 | 20       | ⊔ "O4                                   |

#### Notes:

1. DNU/V<sub>CC</sub> Pin (#16) has to be left floating or connected to V<sub>CC</sub> and DNU/V<sub>SS</sub> Pin (#40) has to be left floating or connected to V<sub>SS</sub> to ensure proper application.
2. NC – No Connect Pins are not connected to the die



### **Selection Guide**

|                              |                       | -10 | -12 | Unit |
|------------------------------|-----------------------|-----|-----|------|
| Maximum Access Time          |                       | 10  | 12  | ns   |
| Maximum Operating Current    | Commercial            | 275 | 260 | mA   |
|                              | Industrial            | 275 | 260 |      |
| Maximum CMOS Standby Current | Commercial/Industrial | 50  | 50  | mA   |

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied......55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative GND<sup>[3]</sup>=0.5V to +4.6VDC Voltage Applied to Outputs

in High-Z State<sup>[3]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[3]</sup> ..... –0.5V to  $V_{CC}$  + 0.5V Current into Outputs (LOW)......20 mA

## **Operating Range**

| Range      | Ambient Temperature | V <sub>CC</sub> |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C        | $3.3V \pm 0.3V$ |
| Industrial | -40°C to +85°C      |                 |

## DC Electrical Characteristics Over the Operating Range

|                  |  |   |                           | _    | -10            | _    | -12            |      |
|------------------|--|---|---------------------------|------|----------------|------|----------------|------|
| Parameter        | Description  | Test Cond   | litions                   | Min. | Max.           | Min. | Max.           | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage                                | $V_{CC} = Min., I_{OH} = -$   | 4.0 mA                    | 2.4  |                | 2.4  |                | V    |
| V <sub>OL</sub>  | Output LOW Voltage                                 | $V_{CC} = Min., I_{OL} = 8.$  | 0 mA                      |      | 0.4            |      | 0.4            | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                                 |   |                           | 2.0  | $V_{CC} + 0.3$ | 2.0  | $V_{CC} + 0.3$ | V    |
| V <sub>IL</sub>  | Input LOW Voltage[3]                               |   |                           | -0.3 | 0.8            | -0.3 | 0.8            | V    |
| I <sub>IX</sub>  | Input Leakage Current                              | $GND \le V_I \le V_{CC}$  |                           | -1   | +1             | -1   | +1             | μΑ   |
| I <sub>OZ</sub>  | Output Leakage Current                             | $GND \leq V_{OUT} \leq V_{CC}$  | Output Disabled           | -1   | +1             | -1   | +1             | μΑ   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating                          | $V_{CC} = Max.,$  | Commercial                |      | 275            |      | 260            | mA   |
|                  | Supply Current                                     | $f = f_{MAX} = 1/t_{RC}$  | Industrial                |      | 275            |      | 260            | mA   |
| I <sub>SB1</sub> | Automatic CE<br>Power-down Current<br>—TTL Inputs  | Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$<br>$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IH}$  |                           |      | 70             |      | 70             | mA   |
| I <sub>SB2</sub> | Automatic CE<br>Power-down Current<br>—CMOS Inputs | $\begin{array}{l} \underline{\text{Max}}. \ V_{CC}, \\ \text{CE} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \ f = 0 \end{array}$ | Commercial/<br>Industrial |      | 50             |      | 50             | mA   |

## Capacitance<sup>[4]</sup>

| Parameter        | Description       | Test Conditions                                    | Max. | Unit |
|------------------|-------------------|--|------|------|
| C <sub>IN</sub>  | Input Capacitance | $T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$ | 6    | pF   |
| C <sub>OUT</sub> | I/O Capacitance   |  | 8    | pF   |


## Thermal Resistance<sup>[4]</sup>

| Parameter         | Description                              | Test Conditions   | 54-pin TSOP-II | Unit |
|-------------------|--|---|----------------|------|
| $\Theta_{JA}$     | Thermal Resistance (Junction to Ambient) |   | 49.95          | °C/W |
| $\Theta_{\sf JC}$ | Thermal Resistance (Junction to Case)    | methods and procedures for measuring thermal impedance, per EIA/JESD51. | 3.34           | °C/W |

V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.5V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.



## AC Test Loads and Waveforms<sup>[5]</sup>



## AC Switching Characteristics Over the Operating Range<sup>[6]</sup>

|                    |  | _        | 10   | -12  |      |      |
|--------------------|--|----------|------|------|------|------|
| Parameter          | Description  | Min.     | Max. | Min. | Max. | Unit |
| Read Cycle         |  | <u>.</u> |      |      |      | •    |
| t <sub>power</sub> | V <sub>CC</sub> (typical) to the first access <sup>[7]</sup> | 1        |      | 1    |      | ms   |
| t <sub>RC</sub>    | Read Cycle Time  | 10       |      | 12   |      | ns   |
| t <sub>AA</sub>    | Address to Data Valid  |          | 10   |      | 12   | ns   |
| t <sub>OHA</sub>   | Data Hold from Address Change                                | 3        |      | 3    |      | ns   |
| t <sub>ACE</sub>   | CE LOW to Data Valid   |          | 10   |      | 12   | ns   |
| t <sub>DOE</sub>   | OE LOW to Data Valid   |          | 5    |      | 6    | ns   |
| t <sub>LZOE</sub>  | OE LOW to Low-Z  | 1        |      | 1    |      | ns   |
| t <sub>HZOE</sub>  | OE HIGH to High-Z <sup>[8]</sup>                             |          | 5    |      | 6    | ns   |
| t <sub>LZCE</sub>  | CE LOW to Low-Z <sup>[8]</sup>                               | 3        |      | 3    |      | ns   |
| t <sub>HZCE</sub>  | CE HIGH to High-Z <sup>[8]</sup>                             |          | 5    |      | 6    | ns   |
| t <sub>PU</sub>    | CE LOW to Power-Up <sup>[9]</sup>                            | 0        |      | 0    |      | ns   |
| t <sub>PD</sub>    | CE HIGH to Power-Down <sup>[9]</sup>                         |          | 10   |      | 12   | ns   |
| t <sub>DBE</sub>   | Byte Enable to Data Valid                                    |          | 5    |      | 6    | ns   |
| t <sub>LZBE</sub>  | Byte Enable to Low-Z   | 1        |      | 1    |      | ns   |
| t <sub>HZBE</sub>  | Byte Disable to High-Z                                       |          | 5    |      | 6    | ns   |

#### Notes:


- Note: A second to compare the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.
   Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified log/logh and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- 7. This part has a voltage regulator which steps down the voltage from 3V to 2V internally. to 2V internally. to 2V internally. started.
- $t_{HZOE}$ ,  $t_{HZNE}$ ,  $t_{HZNE}$ ,  $t_{HZNE}$ ,  $t_{HZNE}$ , and  $t_{LZOE}$ ,  $t_{LZOE}$ ,  $t_{LZOE}$ ,  $t_{LZNE}$ , are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- 9. These parameters are guaranteed by design and are not tested.
- 10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Chip enables must be active and WE and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- 11. The minimum Write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# $\label{eq:AC Switching Characteristics} \ \ \text{Over the Operating Range}^{[6]} \ \ (\text{continued})$


|                                 |                                 | _    | -10  |      |      |      |
|---------------------------------|---------------------------------|------|------|------|------|------|
| Parameter                       | Description                     | Min. | Max. | Min. | Max. | Unit |
| Write Cycle <sup>[10, 11]</sup> |                                 | 1    | •    | •    |      | l    |
| t <sub>WC</sub>                 | Write Cycle Time                | 10   |      | 12   |      | ns   |
| t <sub>SCE</sub>                | CE LOW to Write End             | 7    |      | 8    |      | ns   |
| t <sub>AW</sub>                 | Address Set-up to Write End     | 7    |      | 7    |      | ns   |
| t <sub>SA</sub>                 | Address Set-up to Write Start   |      |      | 0    |      | ns   |
| t <sub>PWE</sub>                | WE Pulse Width                  | 7    |      | 8    |      | ns   |
| t <sub>SD</sub>                 | Data Set-up to Write End        | 5.5  |      | 6    |      | ns   |
| t <sub>HD</sub>                 | Data Hold from Write End        | 0    |      | 0    |      | ns   |
| t <sub>LZWE</sub>               | WE HIGH to Low-Z <sup>[8]</sup> | 3    |      | 3    |      | ns   |
| t <sub>HZWE</sub>               | WE LOW to High-Z <sup>[8]</sup> |      | 5    |      | 6    | ns   |
| t <sub>BW</sub>                 | Byte Enable to End of Write     | 7    |      | 8    |      | ns   |
| t <sub>HA</sub>                 | Address Hold from Write End     | 0    |      | 0    |      | ns   |

## **Data Retention Waveform**



# **Switching Waveforms**

Read Cycle No. 1<sup>[12, 13]</sup>




Notes: 12. <u>De</u>vice is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BHE}$  =  $V_{IL}$ . 13.  $\overline{WE}$  is HIGH for Read cycle.




## Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[13, 14]



Write Cycle No. 1 (CE Controlled)[15, 16]



Notes:

14. Address valid prior to or coincident with CE transition LOW.


15. Data I/O is high-impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




# Switching Waveforms (continued)

# Write Cycle No. 2 (BLE or BHE Controlled)



# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[15,\ 16]}$





# **Truth Table**

| CE | OE | WE | BLE | BHE | I/O <sub>0</sub> –I/O <sub>7</sub> | I/O <sub>8</sub> -I/O <sub>15</sub> | Mode                       | Power                      |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н  | Χ  | Χ  | Х   | Х   | High-Z                             | High-Z                              | Power-down                 | Standby (I <sub>SB</sub> ) |
| L  | L  | Ι  | L   | L   | Data Out                           | Data Out                            | Read All Bits              | Active (I <sub>CC</sub> )  |
| L  | L  | Ι  | L   | Н   | Data Out                           | High-Z                              | Read Lower Bits Only       | Active (I <sub>CC</sub> )  |
| L  | L  | Ι  | Ι   | L   | High-Z                             | Data Out                            | Read Upper Bits Only       | Active (I <sub>CC</sub> )  |
| L  | Χ  | Ш  | L   | L   | Data In                            | Data In                             | Write All Bits             | Active (I <sub>CC</sub> )  |
| L  | Χ  | Ш  | L   | Н   | Data In                            | High-Z                              | Write Lower Bits Only      | Active (I <sub>CC</sub> )  |
| L  | Х  | L  | Н   | Ĺ   | High-Z                             | Data In                             | Write Upper Bits Only      | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | Х   | Х   | High-Z                             | High-Z                              | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |


# **Ordering Information**

| Speed<br>(ns) | Ordering Code      | Package<br>Name | Package Type             | Operating Range |
|---------------|--------------------|-----------------|--------------------------|-----------------|
| 10            | CY7C1061BV33-10ZC  | 51-85160        | 54-pin TSOP II           | Commercial      |
|               | CY7C1061BV33-10ZI  | 1               |                          | Industrial      |
|               | CY7C1061BV33-10ZXC | 1               | 54-pin TSOP II (Pb-free) | Commercial      |
|               | CY7C1061BV33-10ZXI | 1               |                          | Industrial      |
| 12            | CY7C1061BV33-12ZC  |                 | 54-pin TSOP II           | Commercial      |
|               | CY7C1061BV33-12ZI  | 1               |                          | Industrial      |
|               | CY7C1061BV33-12ZXC | 1               | 54-pin TSOP II (Pb-free) | Commercial      |
|               | CY7C1061BV33-12ZXI | 1               |                          | Industrial      |



## **Package Diagram**

## 54-pin TSOP II (51-85160)



All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

| REV. | ECN NO. | Issue Date | Orig. of<br>Change | Description of Change   |
|------|---------|------------|--------------------|---|
| **   | 283950  | See ECN    | RKF                | New data sheet  |
| *A   | 309453  | See ECN    | RKF                | Final data sheet  |
| *B   | 492137  | See ECN    | NXR                | Removed 8 ns speed bin<br>Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage<br>Current in DC Electrical Characteristics table<br>Updated the Ordering Information Table |