

### **GENERAL DESCRIPTION**


This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced MOSFET is designed to withstand high energy in avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional and safety margin against unexpected voltage transients.

### **FEATURES**


- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- ♦ I<sub>DSS</sub> and V<sub>DS</sub>(on) Specified at Elevated Temperature

### PIN CONFIGURATION

TO-3P Top View



### **SYMBOL**



N-Channel MOSFET

# **ABSOLUTE MAXIMUM RATINGS**

| Rating   | Symbol                            | Value      | Unit                   |
|--|-----------------------------------|------------|------------------------|
| Drain to Current — Continuous  |                                   | 14         | Α                      |
| - Pulsed   | I <sub>DM</sub>                   | 56         |                        |
| Gate-to-Source Voltage — Continue  | $V_{GS}$                          | ±20        | V                      |
| <ul><li>Non-repetitive</li></ul>   | $V_{GSM}$                         | ±40        | V                      |
| Total Power Dissipation  | P <sub>D</sub>                    | 190        | W                      |
| Derate above 25℃   |                                   | 1.5        | W/°C                   |
| Operating and Storage Temperature Range  | T <sub>J</sub> , T <sub>STG</sub> | -55 to 150 | $^{\circ}\mathbb{C}$   |
| Single Pulse Drain-to-Source Avalanche Energy $-$ T <sub>J</sub> = 25 $^{\circ}$ C | E <sub>AS</sub>                   | 588        | mJ                     |
| $(V_{DD} = 100V, V_{GS} = 10V, I_{L} = 14A, L = 6mH, R_{G} = 25\Omega)$            |                                   |            |                        |
| Thermal Resistance — Junction to Case  | $\theta_{JC}$                     | 0.65       | °C/W                   |
| <ul> <li>Junction to Ambient</li> </ul>  | $\theta_{JA}$                     | 40         |                        |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds     | TL                                | 260        | $^{\circ}\!\mathbb{C}$ |



# **ORDERING INFORMATION**

| Part Number | Package |
|-------------|---------|
| CMT14N50N3P | TO-3P   |

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_J$  = 25 $^{\circ}$ C.


|  |   |                      | CMT14N50 |      |     |       |
|--|---|----------------------|----------|------|-----|-------|
| Characteristic   |   | Symbol               | Min      | Тур  | Max | Units |
| Drain-Source Breakdown Voltage   |   | V <sub>(BR)DSS</sub> | 500      |      |     | V     |
| $(V_{GS} = 0 \text{ V}, I_D = 250 \ \mu \text{ A})$                        |   |                      |          |      |     |       |
| Drain-Source Leakage Current   |   | I <sub>DSS</sub>     |          |      |     | μΑ    |
| (V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V)                           |   |                      |          |      | 25  |       |
| (V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C)   |   |                      |          |      | 250 |       |
| Gate-Source Leakage Current-Forward  |   | I <sub>GSSF</sub>    |          |      | 100 | nA    |
| $(V_{gsf} = 20 \text{ V}, V_{DS} = 0 \text{ V})$                           |   |                      |          |      |     |       |
| Gate-Source Leakage Current-Reverse  |   | I <sub>GSSR</sub>    |          |      | 100 | nA    |
| $(V_{gsr} = 20 \text{ V}, V_{DS} = 0 \text{ V})$                           |   |                      |          |      |     |       |
| Gate Threshold Voltage   |   | $V_{GS(th)}$         | 2.0      |      | 4.0 | V     |
| $(V_{DS} = V_{GS}, I_{D} = 250 \ \mu A)$                                   |   |                      |          |      |     |       |
| Static Drain-Source On-Resistance (V <sub>GS</sub>                         | = 10 V, I <sub>D</sub> = 8.4A) *                                    | R <sub>DS(on)</sub>  |          |      | 0.4 | Ω     |
| Drain-Source On-Voltage (V <sub>GS</sub> = 10 V)                           | oltage (V <sub>GS</sub> = 10 V)                                     |                      |          |      | 7.5 | V     |
| $(I_D = 14 A)$   |   |                      |          |      |     |       |
| Forward Transconductance (V <sub>DS</sub> = 50 V, I <sub>D</sub> = 8.4A) * |   | <b>g</b> FS          | 9.3      |      |     | mhos  |
| Input Capacitance  | $(V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}.$                     | $C_{iss}$            |          | 2038 |     | pF    |
| Output Capacitance   | $(V_{DS} - 25 V, V_{GS} - 0 V,$<br>f = 1.0  MHz)                    | $C_{oss}$            |          | 307  |     | pF    |
| Reverse Transfer Capacitance   | 1 = 1.0 Wil i2)   | $C_{rss}$            |          | 10   |     | pF    |
| Turn-On Delay Time   | $(V_{DD} = 250 \text{ V. } I_D = 14 \text{ A.}$                     | $t_{d(on)}$          |          | 15   |     | ns    |
| Rise Time  | $(V_{DD} = 250 \text{ V}, I_D = 14 \text{ A},$<br>$R_D = 17\Omega.$ | t <sub>r</sub>       |          | 36   |     | ns    |
| Turn-Off Delay Time  | $R_D = 17\Omega$ ,<br>$R_G = 6.2\Omega$ ) *                         | $t_{\sf d(off)}$     |          | 35   |     | ns    |
| Fall Time  | $R_G = 0.2\Omega$   | t <sub>f</sub>       |          | 29   |     | ns    |
| Total Gate Charge  | 0/ 400 \/ 1 44 A  | $Q_g$                |          |      | 64  | nC    |
| Gate-Source Charge   | $(V_{DS} = 400 \text{ V}, I_D = 14 \text{ A},$                      | $Q_{gs}$             |          |      | 16  | nC    |
| Gate-Drain Charge  | $V_{GS} = 10 \text{ V})^*$  | $Q_{gd}$             |          |      | 26  | nC    |
| Internal Drain Inductance  |   | L <sub>D</sub>       |          | 5.0  |     | nH    |
| (Measured from the drain lead 0.25" from                                   | om package to center of die)  |                      |          |      |     |       |
| Internal Drain Inductance  |   | Ls                   |          | 13   |     | nH    |
| (Measured from the source lead 0.25" from package to source bond pad)      |   |                      |          |      |     |       |
| SOURCE-DRAIN DIODE CHARACTERI  | STICS   |                      |          |      |     |       |
| Forward On-Voltage(1)  | (1  | V <sub>SD</sub>      |          |      | 1.5 | V     |
| Forward Turn-On Time   | $(I_S = 14 \text{ A}, V_{GS} = 0 \text{ V},$                        | t <sub>on</sub>      |          | **   |     | ns    |
| Reverse Recovery Time  | $d_{IS}/d_t = 100A/\mu s)$  | t <sub>rr</sub>      |          | 487  | 731 | ns    |

<sup>\*</sup> Pulse Test: Pulse Width  $\leq$ 300 $\mu$ s, Duty Cycle  $\leq$ 2%

<sup>\*\*</sup> Negligible, Dominated by circuit inductance



# TYPICAL ELECTRICAL CHARACTERISTICS







Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics








Fig 4. Normalized On-Resistance Vs. Temperature






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area






Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 12d. Typical Drain-to-Source Voltage Vs. Avalanche Current



## **PACKAGE DIMENSION**





### **IMPORTANT NOTICE**

Champion Microelectronic Corporation (CMC) reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

A few applications using integrated circuit products may involve potential risks of death, personal injury, or severe property or environmental damage. CMC integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of CMC products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

## **HsinChu Headquarter**

## Sales & Marketing

| 5F-1, No. 11, Park Avenue II,  | 11F, No. 306-3, SEC. 1, Ta Tung Road, |
|--------------------------------|---------------------------------------|
| Science-Based Industrial Park, | Hsichih, Taipei Hsien 221, Taiwan     |
| HsinChu City, Taiwan           |                                       |
| TEL: +886-3-567 9979           | TEL: +886-2-8692 1591                 |
| FAX: +886-3-567 9909           | FAX: +886-2-8692 1596                 |