MPV3 Series


9x14 mm, 3.3 Volt, LVPECL/LVDS, VCXO








- Versatile VCXO to 800 MHz with good jitter (3 ps typical)
- Used in low jitter clock synthesizers and SONET applications




0.200 (5.08) TYP 0.100 (2.54) TYP

SUGGESTED SOLDER PAD LAYOUT



Pin Connections

PIN	FUNCTION			
1	Control Voltage			
2	Enable/Disable or N/C			
3	Ground/Case			
4	Output Q			
5	Output Q or N/C			
6	+Vcc			



	PARAMETER	Symbol	Min.	Tun	Max.	Units	Condition/Notes
		F		Тур.		MHz	Condition/Notes
	Frequency Range	T _A	0.75 800			IVIHZ	
	Operating Temperature		(See Ordering Information)				
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	∆F/F	(See Ordering Information)				See Note 1
Electrical Specifications	Aging						
	1st Year		-3/-5		+3/+5	ppm	< 52 MHz / ≥ 52 MHz
	Thereafter (per year)		-1/-2		+1/+2	ppm	< 52 MHz / ≥ 52 MHz
	Pullability/APR		(See Order	ing Inform	nation)		See Note 2
	Control Voltage	Vc	0.3	1.65	3	V	Pin 1 voltage
	Linearity			5	10	%	Positive Monotonic Slope
	Modulation Bandwidth	fm	10			kHz	-3 dB bandwidth
	Input Impedance	Zin	50k			Ohms	
	Input Voltage	Vcc	3.135	3.3	3.465	V	
	Input Current	lcc					
	0.75 MHz to 26 MHz				60/30	mA	PECL/LVDS
	26 MHz to 104 MHz				95/60	mA	PECL/LVDS
	104 MHz to 800 MHz				105/60	mA	PECL/LVDS
	Output Type						PECL/LVDS
	Load						See Note 3
			50 Ohms to Vcc -2 VDC				PECL waveform
			100 Ohm differential load				LVDS waveform
	Symmetry (Duty Cycle)						Vcc -1.3 VDC (PECL)
	(Per Symmetry Code)		(See Ordering Information)				50% of Waveform (LVDS)
	Output Skew				200	ps	
	Differential Voltage	Vo	250	340	450	mV	LVDS only
	Logic "1" Level	Voh	Vcc -1.02			V	PECL
	Logic "0" Level	Vol			Vcc -1.63	V	PECL
	Rise/Fall Time	Tr/Tf		0.35	0.55	ns	@ 20/80% LVPECL
				.50	1.0	ns	@ 20/80% LVDS
	Enable Function		80% Vcc min or N/C: output active				
			20% Vcc max: output disables to high-Z				
	Start up Time			5		ps	
	Phase Jitter	φJ		3	5	ps RMS	Integrated 12 kHz - 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
	@ 19.44 MHz	-60	-90	-112	-140	-150	dBc/Hz
	@ 155.52 MHz	-60	-90	-112	-123	-120	dBc/Hz
	@ 622.08 Mhz	-60	-90	-108	-108	-105	dBc/Hz
	_			•			

- 1. Stability given for deviation over temperature.
- APR specification inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging.
- 3. PECL load see load circuit diagram #5. LVDS load see load circuit diagram #9.

 MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.



MtronPTI Lead Free Solder Profile

