Industrial Inductive Load Driver

This MicroIntegration[™] part provides a single component solution to switch inductive loads such as relays, solenoids, and small DC motors without the need of a free–wheeling diode. It accepts logic level inputs, thus allowing it to be driven by a large variety of devices including logic gates, inverters, and microcontrollers.

Features

- Provides Robust Interface between D.C. Relay Coils and Sensitive Logic
- Capable of Driving Relay Coils Rated up to 150 mA at 12 V, 24 V or 48 V
- Replaces 3 or 4 Discrete Components for Lower Cost
- Internal Zener Eliminates Need for Free–Wheeling Diode
- Meets Load Dump and other Automotive Specs
- Pb–Free Packages are Available

Typical Applications

- Automotive and Industrial Environment
- Drives Window, Latch, Door, and Antenna Relays

Benefits


- Reduced PCB Space
- Standardized Driver for Wide Range of Relays
- Simplifies Circuit Design and PCB Layout
- Compliance with Automotive Specifications



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS





JW8 = Specific Device Code

= Date Code

Μ

- = Pb–Free Package
- (Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NUD3160LT1	SOT-23	3000/Tape & Reel
NUD3160LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NUD3160DMT1	SC-74	3000/Tape & Reel
NUD3160DMT1G	SC-74 (Pb-Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Internal Circuit Diagrams

Symbol	Rating	Value	Unit	
V _{DSS}	Drain-to-Source Voltage – Continuous $(T_J = 125^{\circ}C)$	60	V	
V _{GSS}	Gate-to-Source Voltage – Continuous $(T_J = 125^{\circ}C)$	12	V	
Ι _D	Drain Current – Continuous $(T_J = 125^{\circ}C)$	150	mA	
Ez	Single Pulse Drain–to–Source Avalanche Energy (For Relay's Coils/Inductive Loads of 80 Ω or Higher) (T _J Initial = 85°C)	200	mJ	
P _{PK}	Peak Power Dissipation, Drain–to–Source (Notes 1 and 2) (T _J Initial = 85°C)	20	W	
E _{LD1}	Load Dump Pulse, Drain-to-Source (Note 3) $R_{SOURCE} = 0.5 \Omega$, T = 300 ms) (For Relay's Coils/Inductive Loads of 80 Ω or Higher) (T _J Initial = 85°C)	60	V	
E _{LD2}	Inductive Switching Transient 1, Drain-to-Source (Waveform: $R_{SOURCE} = 10 \Omega$, T = 2.0 ms) (For Relay's Coils/Inductive Loads of 80 Ω or Higher) (T _J Initial = 85°C)	100	V	
E _{LD3}	Inductive Switching Transient 2, Drain–to–Source (Waveform: $R_{SOURCE} = 4.0 \Omega$, T = 50 µs) (For Relay's Coils/Inductive Loads of 80 Ω or Higher) (T _J Initial = 85°C)	300	V	
Rev-Bat	Reverse Battery, 10 Minutes (Drain–to–Source) (For Relay's Coils/Inductive Loads of 80 Ω or more)	-14	V	
Dual-Volt	Dual Voltage Jump Start, 10 Minutes (Drain-to-Source)	28	V	
ESD	Human Body Model (HBM) According to EIA/JESD22/A114 Specification	2000	V	

MAXIMUM RATINGS (T_J = 25°C unless otherwise specified)

THERMAL CHARACTERISTICS

Symbol	Rating	Value	Unit	
T _A	Operating Ambient Temperature		-40 to 125	°C
Τ _J	Maximum Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-65 to 150	°C
P _D	Total Power Dissipation (Note 4) Derating above 25°C	SOT-23	225 1.8	mW mW/°C
PD	Total Power Dissipation (Note 4) Derating above 25°C	SC-74	380 3.0	mW mW/°C
$R_{\theta JA}$	Thermal Resistance Junction-to-Ambient (Note 4)	SOT-23 SC-74	556 329	°C/W


Nonrepetitive current square pulse 1.0 ms duration.
 For different square pulse durations, see Figure 12.
 Nonrepetitive load dump pulse per Figure 3.
 Mounted onto minimum pad board.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS					
Drain to Source Sustaining Voltage $(I_D = 10 \text{ mA})$	V _{BRDSS}	61	66	70	V
	I _{DSS}	- - - -	- - - -	0.5 1.0 50 80	μΑ
Gate Body Leakage Current $(V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V})$ $(V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$ $(V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V})$ $(V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$	I _{GSS}	- - -	- - - -	60 80 90 110	μΑ
ON CHARACTERISTICS					
Gate Threshold Voltage ($V_{GS} = V_{DS}$, $I_D = 1.0$ mA) ($V_{GS} = V_{DS}$, $I_D = 1.0$ mA, $T_J = 125^{\circ}$ C)	V _{GS(th)}	1.3 1.3	1.8 -	2.0 2.0	V
Drain to Source On-Resistance $(I_D = 150 \text{ mA}, V_{GS} = 3.0 \text{ V})$ $(I_D = 150 \text{ mA}, V_{GS} = 3.0 \text{ V}, T_J = 125^{\circ}\text{C})$ $(I_D = 150 \text{ mA}, V_{GS} = 5.0 \text{ V})$ $(I_D = 150 \text{ mA}, V_{GS} = 5.0 \text{ V}, T_J = 125^{\circ}\text{C})$	R _{DS(on)}	- - -	- - -	2.4 3.7 1.8 2.9	Ω
Output Continuous Current ($V_{DS} = 0.3 \text{ V}, V_{GS} = 5.0 \text{ V}$) ($V_{DS} = 0.3 \text{ V}, V_{GS} = 5.0 \text{ V}, T_J = 125^{\circ}\text{C}$)	I _{DS(on)}	150 100	200 _		mA
Forward Transconductance $(V_{DS} = 12 \text{ V}, I_D = 150 \text{ mA})$	9fs	-	400	-	mmho
DYNAMIC CHARACTERISTICS					
Input Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	C _{iss}	-	30	-	pf
Output Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	C _{oss}	-	14	_	pf
Transfer Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	C _{rss}	-	6.0	-	pf
SWITCHING CHARACTERISTICS					
Propagation Delay Times: High to Low Propagation Delay; Figure 2, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$ Low to High Propagation Delay; Figure 2, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$	t _{PHL} t _{PLH}		918 798		ns
High to Low Propagation Delay; Figure 2, (V_{DS} = 12 V, V_{GS} = 5.0 V) Low to High Propagation Delay; Figure 2, (V_{DS} = 12 V, V_{GS} = 5.0 V)	t _{PHL} t _{PLH}		331 1160	-	
Transition Times: Fall Time; Figure 2, (V_{DS} = 12 V, V_{GS} = 3.0 V) Rise Time; Figure 2, (V_{DS} = 12 V, V_{GS} = 3.0 V)	t _f t _r		2290 618		ns
Fall Time; Figure 2, (V_{DS} = 12 V, V_{GS} = 5.0 V) Rise Time; Figure 2, (V_{DS} = 12 V, V_{GS} = 5.0 V)	t _f t _r		622 600		

TYPICAL WAVEFORMS

(T_J = 25°C unless otherwise specified)









Figure 3. Load Dump Waveform Definition


TYPICAL PERFORMANCE CURVES

 $(T_J = 25^{\circ}C \text{ unless otherwise specified})$



TYPICAL PERFORMANCE CURVES

(T_J = 25°C unless otherwise specified)



APPLICATIONS INFORMATION





Figure 13. Applications Diagram

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AN**

D **≜** HE 2 · b > ρ A1




NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. 318–01 THRU –07 AND –09 OBSOLETE, NEW STANDARD 318–08.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	N NOM MAX		
Α	0.89	1.00	1.11	0.035	0.040	0.044	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.37	0.44	0.50	0.015	0.018	0.020	
С	0.09	0.13	0.18	0.003	0.005	0.007	
D	2.80	2.90	3.04	0.110	0.114	0.120	
Е	1.20	1.30	1.40	0.047	0.051	0.055	
е	1.78	1.90	2.04	0.070	0.075	0.081	
L	0.10	0.20	0.30	0.004	0.008	0.012	
L1	0.35	0.54	0.69	0.014	0.021	0.029	
HE	2.10	2.40	2.64	0.083	0.094	0.104	




SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SC-74 CASE 318F-05 ISSUE L




- NOTES:
- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 MAXIMUM LEAD THICKNESS INCLUDES
 - MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS
- OF BASE MATERIAL. 4. 318F-01, -02, -03 OBSOLETE. NEW STANDARD 318F-04.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN NOM MAX			
Α	0.90	1.00	1.10	0.035	0.039	0.043	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.25	0.37	0.50	0.010	0.015	0.020	
С	0.10	0.18	0.26	0.004	0.007	0.010	
D	2.90	3.00	3.10	0.114	0.118	0.122	
Е	1.30	1.50	1.70	0.051	0.059	0.067	
е	0.85	0.95	1.05	0.034	0.037	0.041	
L	0.20	0.40	0.60	0.008	0.016	0.024	
HE	2.50	2.75	3.00	0.099	0.108	0.118	
θ	0°	-	10°	0°	-	10°	

STYLE 7: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MicroIntegration is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.