## **SIEMENS**

## C16x-Family of High-Performance CMOS 16-Bit Microcontrollers

C167

# Preliminary C167 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
- 100 ns Instruction Cycle Time at 20-MHz CPU Clock
- 500 ns Multiplication (16 × 16 bits), 1 μs Division (32 / 16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Additional Instructions to Support HLL and Operating Systems
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- Up to 16 MBytes Linear Address Space for Code and Data
- 2 KBytes On-Chip RAM
- 8 KBytes On-Chip ROM
- Programmable External Bus Characteristics for Different Address Ranges
- 8-Bit or 16-Bit External Data Bus
- Multiplexed or Demultiplexed External Address/Data Buses
- Five Programmable Chip-Select Signals
- Hold- and Hold-Acknowledge Bus Arbitration Support
- 1024 Bytes On-Chip Special Function Register Area
- Idle and Power Down Modes
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- 16-Priority-Level Interrupt System with 56 Sources, Sample-Rate down to 50 ns
- 16-Channel 10-bit A/D Converter with 9.7 μs Conversion Time
- Two 16-Channel Capture/Compare Units
- 4-Channel PWM Unit (up to 78 kHz)
- Two Multi-Functional General Purpose Timer Units with 5 Timers
- Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
- Programmable Watchdog Timer
- Up to 111 General Purpose I/O Lines
- Supported by a Wealth of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 144-Pin MQFP Package (EIAJ)

#### Introduction

The C167 is a new derivative of the Siemens SAB 80C166 family of full featured single-chip CMOS microcontrollers. It combines high CPU performance (up to 10 million instructions per second) with high peripheral functionality and enhanced IO-capabilities.




Figure 1 Logic Symbol

### **Ordering Information**

Туре	Ordering Code	Package	Function
SAB-C167-LM	Q67120-C836	P-MQFP-144-1	16-bit microcontroller with 2 KByte RAM Temperature range 0 to +70 °C
SAF-C167-LM	Q67120-C910	P-MQFP-144-1	16-bit microcontroller with 2 KByte RAM Temperature range -40 to +85 °C

#### Pin Configuration

(top view)




Figure 2

## Pin Definitions and Functions

Symbol	Pin Number	Input (I) Output (O)	Function
P6.0 P6.7	1 - 8	I/O	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers.  The following Port 6 pins also serve for alternate functions:
	1	0	P6.0 CS0 Chip Select 0 Output
	5 6 7 8	0           	P6.4 CS4 Chip Select 4 Output P6.5 HOLD External Master Hold Request Input P6.6 HLDA Hold Acknowledge Output P6.7 BREQ Bus Request Output
P8.0 – P8.7	9 - 16	I/O	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers.  The following Port 8 pins also serve for alternate functions:
	9		P8.0 CC16IO CAPCOM2: CC16 CapIn/Comp.Out
	16	I/O	P8.7 CC23IO CAPCOM2: CC23 CapIn/Comp.Out
P7.0 – P7.7	19 - 26	1/0	Port 7 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 7 outputs can be configured as push/pull or open drain drivers.
	19	0	The following Port 7 pins also serve for alternate functions: P7.0 POUT0 PWM Channel 0 Output
	 22 23	 O I/O	P7.3 POUT3 PWM Channel 3 Output P7.4 CC28IO CAPCOM2: CC28 CapIn/Comp.Out
	 26	 I/O	P7.7 CC31IO CAPCOM2: CC31 CapIn/Comp.Out

Symbol	Pin Number	Input (I) Output (O)	Function				
P5.0 – P5.15	27 – 36 39 – 44		Port 5 is a 16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as the (up to 16) analog input channels for the A/D converter, where P5.x equals ANx (Analog input channel x), or they serve as timer inputs:				
	39 40 41 42 43 44	 	P5.10 T6 P5.11 T5 P5.12 T6 P5.13 T5 P5.14 T4	SEUD SEUD SIN SIN 4EUD 2EUD	GPT2 Timer T6 Ext.Up/Down Ctrl.Input GPT2 Timer T5 Ext.Up/Down Ctrl.Input GPT2 Timer T6 Count Input GPT2 Timer T5 Count Input GPT1 Timer T4 Ext.Up/Down Ctrl.Input GPT1 Timer T2 Ext.Up/Down Ctrl.Input		
P2.0 - P2.15	47 – 54 57 - 64	1/0	programmabl configured a impedance st pull or open o The following	le for inp as input, tate. Por drain driv	bidirectional I/O port. It is bit-wise ut or output via direction bits. For a pin the output driver is put into hight 2 outputs can be configured as push/ers. ins also serve for alternate functions: CAPCOM: CC0 CapIn/Comp.Out		
	 54 57	 I/O I/O I	P2.8 C	C7IO C8IO X0IN	CAPCOM: CC7 CapIn/Comp.Out CAPCOM: CC8 CapIn/Comp.Out, Fast External Interrupt 0 Input		
	64	 I/O I	E	C15IO X7IN 7IN	CAPCOM: CC15 CapIn/Comp.Out, Fast External Interrupt 7 Input CAPCOM2 Timer T7 Count Input		

Symbol	Pin Number	Input (I) Output (O)	Function					
P3.0 -	65 – 70,	1/0	Port 3 is a	a 15-bit (P3	.14 is missing) bidirectional I/O port. It is			
P3.13,	73 – 80.	1/0			ble for input or output via direction bits.			
P3.15	81	1/0			as input, the output driver is put into high-			
					ort 3 outputs can be configured as push/			
				en drain dri				
			The following Port 3 pins also serve for alternate functions:					
	65	1	P3.0	TOIN	CAPCOM Timer T0 Count Input			
	66	0	P3.1	T6OUT	GPT2 Timer T6 Toggle Latch Output			
	67	11	P3.2	CAPIN	GPT2 Register CAPREL Capture Input			
	68	0	P3.3	T3OUT	GPT1 Timer T3 Toggle Latch Output			
	69	1	P3.4	T3EUD	GPT1 Timer T3 Ext.Up/Down Ctrl.Input			
	70	1	P3.5	T4IN	GPT1 Timer T4 Input for			
					Count/Gate/Reload/Capture			
	73	1	P3.6	T3IN	GPT1 Timer T3 Count/Gate Input			
	74	1	P3.7	T2IN	GPT1 Timer T2 Input for			
					Count/Gate/Reload/Capture			
	75	I/O	P3.8	MRST	SSC Master-Rec./Slave-Transmit I/O			
	76	1/0	P3.9	MTSR	SSC Master-Transmit/Slave-Rec. O/I			
	77	0	P3.10	T×D0	ASC0 Clock/Data Output (Asyn./Syn.)			
	78	I/O	P3.11	R×D0	ASC0 Data Input (Asyn.) or I/O (Syn.)			
	79	0	P3.12	BHE	Ext. Memory High Byte Enable Signal,			
		0		WRH	Ext. Memory High Byte Write Strobe			
	80	I/O	P3.13	SCLK	SSC Master Clock Outp./Slave Cl. Inp.			
	81	0	P3.15	CLKOUT	System Clock Output (=CPU Clock)			
P4.0 – P4.7	85 - 92 85	0	programm configured impedance In case of	able for inp las input estate. an external	bidirectional I/O port. It is bit-wise but or output via direction bits. For a pin, the output driver is put into high-bus configuration, Port 4 can be used to ddress lines:  Least Significant Segment Addr. Line			
	92	0	P4.7	A23	Most Significant Segment Addr. Line			
RD	95	0	External In	Memory Re struction or	ead Strobe. RD is activated for every data read access.			
WR/ WRL	96	0	activated f this pin is bit bus, an	or every ex activated for d for every	frite Strobe. In WR-mode this pin is acternal data write access. In WRL-mode or low byte data write accesses on a 16-data write access on an 8-bit bus. See YSCON for mode selection.			

Symbol	Pin Number	Input (I) Output (O)	Function
READY	97	1	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level.
ALE	98	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
ĒĀ	99		External Access Enable pin. A low level at this pin during and after Reset forces the C167 to begin instruction execution out of external memory. A high level forces execution out of the internal ROM. ROMless versions must have this pin tied to '0'.
PORT0: P0L.0 – P0L.7, P0H.0 - P0H.7	100 - 107 108, 111-117	I/O	PORTO consists of the two 8-bit bidirectional I/O ports POL and POH. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state.  In case of an external bus configuration, PORTO serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.  Demultiplexed bus modes:  Data Path Width: 8-bit 16-bit POL.0 - POL.7: D0 - D7 D0 - D7 POH.0 - POH.7: I/O D8 - D15  Multiplexed bus modes:  Data Path Width: 8-bit 16-bit POL.0 - POL.7: AD0 - AD7 AD0 - AD7 POH.0 - POH.7: A8 - A15 AD8 - AD15
PORT1: P1L.0 – P1L.7, P1H.0 - P1H.7	118 - 125 128 - 135 132 133 134 135	I/O	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode.  The following PORT1 pins also serve for alternate functions: P1H.4

Symbol	Pin Number	Input (I) Output (O)	Function
XTAL1 XTAL2	138 137	0	XTAL1: Input to the oscillator amplifier and input to the internal clock generator  XTAL2: Output of the oscillator amplifier circuit.  To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics
RSTIN	140	9	must be observed.  Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the C167. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm ss}$ .
RSTOUT	141	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.
<mark>ПМ</mark> І	142	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C167 to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode.  If not used, pin NMI should be pulled high externally.
$\overline{V_{AREF}}$	37	-	Reference voltage for the A/D converter.
$V_{AGND}$	38	-	Reference ground for the A/D converter.
$V_{PP}$	84	-	Flash programming voltage. This pin accepts the programming voltage for flash versions of the C167.  Note: This pin is not connected (NC) on non-flash versions.
$\overline{V_{ ext{cc}}}$	17, 46, 56, 72, 82, 93, 109, 126, 136, 144	-	Digital Supply Voltage: + 5 V during normal operation and idle mode. ≥ 2.5 V during power down mode
V <sub>SS</sub>	18, 45, 55, 71, 83, 94, 110, 127, 139, 143	-	Digital Ground.

#### **Functional Description**

The architecture of the C167 combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C167.

Note: All time specifications refer to a CPU clock of 20 MHz (see definition in the AC Characteristics section).




Figure 3 Block Diagram

#### **Memory Organization**

The memory space of the C167 is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The C167 contains 8 KBytes of on-chip mask-programmable ROM for code or constant data. The ROM can be mapped to either segment 0 or segment 1.

2 KBytes of on-chip RAM are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2 \* 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. 212 SFRs are currently implemented. Unused SFR addresses are reserved for future members of the C167 family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.

#### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories. In addition, different address ranges may be accessed with different bus characteristics. Up to 5 external  $\overline{\text{CS}}$  signals can be generated in order to save external glue logic. Access to very slow memories is supported via a particular 'Ready' function. A  $\overline{\text{HOLD/HLDA}}$  protocol is available for bus arbitration.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.

#### Central Processing Unit (CPU)

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C167's instructions can be executed in just one machine cycle which requires 100 ns at 20-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4 CPU Block Diagram

The CPU disposes of an actual register context consisting of up to 16 wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C167 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

#### Interrupt System

With an interrupt response time within a range from just 250 ns to 600 ns (in case of internal program execution), the C167 is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C167 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data, or for transferring A/D converted results to a memory table. The C167 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C167 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

Note: The four last nodes in the table (X-Peripheral nodes) are prepared to accept interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CCOIE	CCOINT	00'0040 <sub>H</sub>	10 <sub>H</sub>
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044 <sub>H</sub>	11 <sub>H</sub>
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048 <sub>H</sub>	12 <sub>H</sub>
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004C <sub>H</sub>	13 <sub>H</sub>
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050 <sub>H</sub>	14 <sub>H</sub>
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054 <sub>H</sub>	15 <sub>H</sub>
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058 <sub>H</sub>	16 <sub>H</sub>
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005C <sub>H</sub>	17 <sub>H</sub>
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00,009C <sup>H</sup>	1B <sub>H</sub>
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00,00C0 <sup>H</sup>	30 <sub>H</sub>
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 <sub>H</sub>	31 <sub>H</sub>
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 <sub>H</sub>	32 <sub>H</sub>
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00,00CCH	33 <sub>H</sub>
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00,00D0 <sup>H</sup>	34 <sub>H</sub>
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4 <sub>H</sub>	35 <sub>H</sub>
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8H	36 <sub>H</sub>
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00,00DC <sup>H</sup>	37 <sub>H</sub>
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0H	38 <sub>H</sub>
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 <sub>H</sub>	39 <sub>H</sub>
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00,00E8 <sup>H</sup>	3A <sub>H</sub>
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00ECH	3B <sub>H</sub>
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00,00E0 <sup>H</sup>	3C <sub>H</sub>
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110 <sub>H</sub>	44 <sub>H</sub>
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114 <sub>H</sub>	45 <sub>H</sub>
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118 <sub>H</sub>	46 <sub>H</sub>
CAPCOM Timer 0	TOIR	TOIE	TOINT	00,0080 <sup>H</sup>	20 <sub>H</sub>

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084 <sub>H</sub>	21 <sub>H</sub>
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 <sub>H</sub>	3D <sub>H</sub>
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 <sub>H</sub>	3E <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00,008C <sup>H</sup>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00,0090 <sup>H</sup>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00,000CH	27 <sub>H</sub>
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 <sub>H</sub>	28 <sub>H</sub>
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 <sub>H</sub>	29 <sub>H</sub>
ASC0 Transmit	S0TIR	S0TIE	SOTINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	SOTBIR	SOTBIE	SOTBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	SORIR	S0RIE	SORINT	00,00VC <sup>H</sup>	2B <sub>H</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BCH	2F <sub>H</sub>
PWM Channel 03	PWMIR	PWMIE	PWMINT	00'00FC <sub>H</sub>	3F <sub>H</sub>
X-Peripheral Node 0	XP0IR	XP0IE	XP0INT	00'00100 <sub>H</sub>	40 <sub>H</sub>
X-Peripheral Node 1	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub>
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub>
X-Peripheral Node 3	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>

The C167 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	00,0000 <sup>H</sup> 00,0000 <sup>H</sup> 00,0000 <sup>H</sup>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 <sub>H</sub> 00'0010 <sub>H</sub> 00'0018 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub>	
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub> 00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub> 0A <sub>H</sub> 0A <sub>H</sub>	] 
Reserved			[2C <sub>H</sub> – 3C <sub>H</sub> ]	[0B <sub>H</sub> - 0F <sub>H</sub> ]	
Software Traps TRAP Instruction			Any [00'0000 <sub>H</sub> – 00'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> – 7F <sub>H</sub> ]	Current CPU Priority

#### Capture/Compare (CAPCOM) Units

The CAPCOM units support generation and control of timing sequences on up to 32 channels with a maximum resolution of 400 ns (at 20-MHz system clock). The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin (except for CC24...CC27) to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('capture'd) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Compare Modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible.




Figure 5
CAPCOM Unit Block Diagram

#### **PWM Module**

The Pulse Width Modulation Module can generate up to four PWM output signals using edgealigned or center-aligned PWM. In addition the PWM module can generate PWM burst signals and single shot outputs. The frequency range of the PWM signals covers 4.8 Hz to 78.1 kHz (referred to a CPU clock of 20 MHz). The level of the output signals is selectable and the PWM module can generate interrupt requests.

#### General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for one of three basic modes of operation, which are Timer, Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 400 ns (@ 20-MHz CPU clock).

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e. g. position tracking.

Timers T3 and T4 have output toggle latches (TxOTL) which change their state on each timer over-flow/underflow. The state of these latches may be output on port pins (TxOUT) e. g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

With its maximum resolution of 200 ns (@ 20 MHz), the GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.




Figure 6 Block Diagram of GPT1




Figure 7
Block Diagram of GPT2

#### A/D Converter

For analog signal measurement, a 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable and can so be adjusted to the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less than 16 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the C167 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

#### Parallel Ports

The C167 provides up to 111 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of five I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. PORTO and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17...A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 2, Port 8 and Port 7 are associated with the capture inputs or compare outputs of the CAPCOM units and/or with the outputs of the PWM module. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for the analog input channels to the A/D converter or timer control signals. All port lines that are not used for these alternate functions may be used as general purpose I/O lines.

#### Serial Channels

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

They are upward compatible with the serial ports of the Siemens SAB 8051x microcontroller family and support full-duplex asynchronous communication up to 625 Kbaud and half-duplex synchronous communication up to 5 Mbaud (2.5 Mbaud on the ASC0) @ 20-MHz system clock.

Two dedicated baud rate generators allow to set up all standard baud rates without oscillator tuning. For transmission, reception, and erroneous reception 3 separate interrupt vectors are provided for each serial channel.

In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data + wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The SSC transmits or receives characters of 2...16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB, while the ASC0 always shifts the LSB first.

A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

#### Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 25  $\mu$ s and 420 ms can be monitored (@ 20 MHz). The default Watchdog Timer interval after reset is 6.55 ms (@ 20 MHz).

## **Instruction Set Summary**

The table below lists the instructions of the C167 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C16x Family Instruction Set Manual".

This document also provides a detailed description of each instruction.

#### **Instruction Set Summary**

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2

## Instruction Set Summary (cont'd)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2

#### **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the C167 in alphabetical order. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

#### **Special Function Registers Overview**

Name		Physical Address	8-Bit Address	Description	Reset Value		
ADCIC b FF98 <sub>H</sub> C			CCH	A/D Converter End of Conversion Interrupt Control Register			
ADCON	b	FFA0 <sub>H</sub>	D0 <sub>H</sub>	A/D Converter Control Register	0000H		
ADDAT		FEA0 <sub>H</sub>	50 <sub>H</sub>	A/D Converter Result Register	0000H		
ADDAT2		F0A0 <sub>H</sub> E	50 <sub>H</sub>	A/D Converter 2 Result Register	0000H		
ADDRSEL	1	FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000H		
ADDRSEL	2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000H		
ADDRSEL	3	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000H		
ADDRSEL	4	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>		
ADEIC	b	FF9A <sub>H</sub>	CDH	A/D Converter Overrun Error Interrupt Control Register	0000 <sub>H</sub>		
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0XX0 <sub>H</sub>		
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>		
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>		
BUSCON3	b	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>		
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000H		
CAPREL		FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000H		
CC0		FE80 <sub>H</sub>	40 <sub>H</sub>	CAPCOM Register 0	0000 <sub>H</sub>		
CC0IC	b	FF78 <sub>H</sub>	BC <sub>H</sub>	CAPCOM Register 0 Interrupt Control Register	0000H		
CC1		FE82 <sub>H</sub>	41 <sub>H</sub>	CAPCOM Register 1	0000 <sub>H</sub>		
CC1IC	b	FF7A <sub>H</sub>	BD <sub>H</sub>	CAPCOM Register 1 Interrupt Control Register	0000 <sub>H</sub>		
CC2		FE84 <sub>H</sub>	42 <sub>H</sub>	CAPCOM Register 2	0000 <sub>H</sub>		
CC2IC	b	FF7C <sub>H</sub>	BEH	CAPCOM Register 2 Interrupt Control Register	0000 <sub>H</sub>		

Name Physical Address		8-Bit Address	· · · · · · · · · · · · · · · · · · ·		
ССЗ		FE86 <sub>H</sub>	43 <sub>H</sub>	CAPCOM Register 3	0000 <sub>H</sub>
CC3IC	b	FF7E <sub>H</sub>	BF <sub>H</sub>	CAPCOM Register 3 Interrupt Control Register	0000 <sub>H</sub>
CC4		FE88 <sub>H</sub>	44 <sub>H</sub>	CAPCOM Register 4	0000H
CC4IC	b	FF80 <sub>H</sub>	C0 <sub>H</sub>	CAPCOM Register 4 Interrupt Control Register	0000H
CC5		FE8A <sub>H</sub>	45 <sub>H</sub>	CAPCOM Register 5	0000 <sub>H</sub>
CC5IC	b	FF82 <sub>H</sub>	C1 <sub>H</sub>	CAPCOM Register 5 Interrupt Control Register	0000 <sub>H</sub>
CC6		FE8C <sub>H</sub>	46 <sub>H</sub>	CAPCOM Register 6	0000 <sub>H</sub>
CC6IC	b	FF84 <sub>H</sub>	C2 <sub>H</sub>	CAPCOM Register 6 Interrupt Control Register	0000 <sub>H</sub>
CC7		FE8E <sub>H</sub>	47 <sub>H</sub>	CAPCOM Register 7	0000 <sub>H</sub>
CC7IC	b	FF86 <sub>H</sub>	C3 <sub>H</sub>	CAPCOM Register 7 Interrupt Control Register	0000 <sub>H</sub>
CC8		FE90 <sub>H</sub>	48 <sub>H</sub>	CAPCOM Register 8	0000H
CC8IC	b	FF88 <sub>H</sub>	C4 <sub>H</sub>	CAPCOM Register 8 Interrupt Control Register	0000H
CC9		FE92 <sub>H</sub>	49 <sub>H</sub>	CAPCOM Register 9	0000H
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	CAPCOM Register 9 Interrupt Control Register	
CC10		FE94 <sub>H</sub>	4A <sub>H</sub>	CAPCOM Register 10	
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	CAPCOM Register 10 Interrupt Control Register	0000 <sub>F</sub>
CC11		FE96 <sub>H</sub>	4B <sub>H</sub>	CAPCOM Register 11	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>	C7 <sub>H</sub>	CAPCOM Register 11 Interrupt Control Register	0000H
CC12		FE98 <sub>H</sub>	4C <sub>H</sub>	CAPCOM Register 12	0000H
CC12IC	b	FF90 <sub>H</sub>	C8 <sub>H</sub>	CAPCOM Register 12 Interrupt Control Register	0000 <sub>F</sub>
CC13		FE9A <sub>H</sub>	4D <sub>H</sub>	CAPCOM Register 13	0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub>	C9 <sub>H</sub>	CAPCOM Register 13 Interrupt Control Register	0000 <sub>H</sub>
CC14		FE9C <sub>H</sub>	4E <sub>H</sub>	CAPCOM Register 14	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>	CA <sub>H</sub>	CAPCOM Register 14 Interrupt Control Register	0000 <sub>H</sub>
CC15		FE9E <sub>H</sub>	4F <sub>H</sub>	CAPCOM Register 15	0000 <sub>F</sub>
CC15IC	b	FF96 <sub>H</sub>	CBH	CAPCOM Register 15 Interrupt Control Register	0000 <sub>F</sub>
CC16		FE60 <sub>H</sub>	30 <sub>H</sub>	CAPCOM Register 16	0000 <sub>H</sub>
CC16IC	b	F160 <sub>H</sub> E	B0 <sub>H</sub>	CAPCOM Register 16 Interrupt Control Register	0000 <sub>H</sub>
CC17		FE62 <sub>H</sub>	31 <sub>H</sub>	CAPCOM Register 17	0000 <sub>H</sub>

Name		Physical Address	8-Bit Address	Description	Reset Value
CC17IC	b	F162 <sub>H</sub> <b>E</b>	B1 <sub>H</sub>	CAPCOM Register 17 Interrupt Control Register	0000 <sub>H</sub>
CC18		FE64 <sub>H</sub>	32 <sub>H</sub>	CAPCOM Register 18	0000 <sub>H</sub>
CC18IC	b	F164 <sub>H</sub> <b>E</b>	B2 <sub>H</sub>	CAPCOM Register 18 Interrupt Control Register	0000H
CC19		FE66 <sub>H</sub>	33 <sub>H</sub>	CAPCOM Register 19	0000 <sub>H</sub>
CC19IC	þ	F166 <sub>H</sub> E	B3 <sub>H</sub>	CAPCOM Register 19 Interrupt Control Register	0000 <sub>H</sub>
CC20		FE68 <sub>H</sub>	34 <sub>H</sub>	CAPCOM Register 20	0000 <sub>H</sub>
CC20IC	b	F168 <sub>H</sub> <b>E</b>	B4 <sub>H</sub>	CAPCOM Register 20 Interrupt Control Register	0000H
CC21		FE6A <sub>H</sub>	35 <sub>H</sub>	CAPCOM Register 21	0000 <sub>H</sub>
CC21IC	þ	F16A <sub>H</sub> E	B5 <sub>H</sub>	CAPCOM Register 21 Interrupt Control Register	0000 <sub>H</sub>
CC22		FE6C <sub>H</sub>	36 <sub>H</sub>	CAPCOM Register 22	0000 <sub>H</sub>
CC22IC	b	F16C <sub>H</sub> <b>E</b>	B6 <sub>H</sub>	CAPCOM Register 22 Interrupt Control Register	0000 <sub>H</sub>
CC23		FE6E <sub>H</sub>	37 <sub>H</sub>	CAPCOM Register 23	0000 <sub>H</sub>
CC23IC	b	F16E <sub>H</sub> <b>E</b>	B7 <sub>H</sub>	CAPCOM Register 23 Interrupt Control Register	0000H
CC24		FE70 <sub>H</sub>	38 <sub>H</sub>	CAPCOM Register 24	0000H
CC24IC	b	F170 <sub>H</sub> <b>E</b>	B8 <sub>H</sub>	CAPCOM Register 24 Interrupt Control Register	0000 <sub>H</sub>
CC25		FE72 <sub>H</sub>	39 <sub>H</sub>	CAPCOM Register 25	0000 <sub>H</sub>
CC25IC	þ	F172 <sub>H</sub> <b>E</b>	B9 <sub>H</sub>	CAPCOM Register 25 Interrupt Control Register	0000H
CC26		FE74 <sub>H</sub>	3A <sub>H</sub>	CAPCOM Register 26	0000 <sub>H</sub>
CC26IC	b	F174 <sub>H</sub> <b>E</b>	BA <sub>H</sub>	CAPCOM Register 26 Interrupt Control Register	0000 <sub>H</sub>
CC27		FE76 <sub>H</sub>	3B <sub>H</sub>	CAPCOM Register 27	0000 <sub>H</sub>
CC27IC	b	F176 <sub>H</sub> <b>E</b>	BB <sub>H</sub>	CAPCOM Register 27 Interrupt Control Register	0000 <sub>H</sub>
CC28		FE78 <sub>H</sub>	3C <sub>H</sub>	CAPCOM Register 28	0000 <sub>H</sub>
CC28IC	b	F178 <sub>H</sub> <b>E</b>	BC <sub>H</sub>	CAPCOM Register 28 Interrupt Control Register	0000 <sub>H</sub>
CC29		FE7A <sub>H</sub>	3D <sub>H</sub>	CAPCOM Register 29	0000H
CC29IC	þ	F184 <sub>H</sub> E	C2 <sub>H</sub>	CAPCOM Register 29 Interrupt Control Register	0000 <sub>H</sub>
CC30		FE7C <sub>H</sub>	3E <sub>H</sub>	CAPCOM Register 30	0000 <sub>H</sub>
CC30IC	b	F18C <sub>H</sub> E	C6 <sub>H</sub>	CAPCOM Register 30 Interrupt Control Register	0000 <sub>H</sub>
CC31		FE7E <sub>H</sub>	3F <sub>H</sub>	CAPCOM Register 31	0000 <sub>H</sub>
CC31IC	b	F194 <sub>H</sub> <b>E</b>	CA <sub>H</sub>	CAPCOM Register 31 Interrupt Control Register	0000H

		Physical Address	·		Reset Value
ССМО	b	FF52 <sub>H</sub>	A9 <sub>H</sub>	CAPCOM Mode Control Register 0	0000H
CCM1	b	FF54 <sub>H</sub>	AA <sub>H</sub>	CAPCOM Mode Control Register 1	0000 <sub>H</sub>
CCM2	b	FF56 <sub>H</sub>	AB <sub>H</sub>	CAPCOM Mode Control Register 2	0000H
ССМЗ	b	FF58 <sub>H</sub>	AC <sub>H</sub>	CAPCOM Mode Control Register 3	0000 <sub>H</sub>
ССМ4	b	FF22 <sub>H</sub>	91 <sub>H</sub>	CAPCOM Mode Control Register 4	0000 <sub>H</sub>
CCM5	b	FF24 <sub>H</sub>	92 <sub>H</sub>	CAPCOM Mode Control Register 5	0000H
ССМ6	b	FF26 <sub>H</sub>	93 <sub>H</sub>	CAPCOM Mode Control Register 6	0000H
ССМ7	b	FF28 <sub>H</sub>	94 <sub>H</sub>	CAPCOM Mode Control Register 7	0000H
СР		FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
CRIC	b	FF6A <sub>H</sub>	B5 <sub>H</sub>	GPT2 CAPREL Interrupt Control Register	0000H
CSP		FE08 <sub>H</sub>	04 <sub>H</sub>	CPU Code Segment Pointer Register (read only)	0000 <sub>H</sub>
DP0L	b	F100 <sub>H</sub> E	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP0H	b	F102 <sub>H</sub> <b>E</b>	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub> <b>E</b>	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub> <b>E</b>	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP2	þ	FFC2 <sub>H</sub>	E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>	E3 <sub>H</sub>	Port 3 Direction Control Register	0000H
DP4	b	FFCA <sub>H</sub>	E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>	E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DP7	þ	FFD2 <sub>H</sub>	E9 <sub>H</sub>	Port 7 Direction Control Register	00 <sub>H</sub>
DP8	b	FFD6 <sub>H</sub>	EB <sub>H</sub>	Port 8 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>	00 <sub>H</sub>	CPU Data Page Pointer 0 Register (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>	01 <sub>H</sub>	CPU Data Page Pointer 1 Register (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>	02 <sub>H</sub>	CPU Data Page Pointer 2 Register (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>	03 <sub>H</sub>	CPU Data Page Pointer 3 Register (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub> E	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
MDC	þ	FF0E <sub>H</sub>	87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>	06 <sub>H</sub>	CPU Multiply Divide Register - High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>	07 <sub>H</sub>	CPU Multiply Divide Register – Low Word	0000 <sub>H</sub>

Name		Physical Address	8-Bit Address	Description	Reset Value
ODP2	b	F1C2 <sub>H</sub> <b>E</b>	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000H
ODP3	b	F1C6 <sub>H</sub> <b>E</b>	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	þ	F1CE <sub>H</sub> E	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ODP7	b	F1D2 <sub>H</sub> E	E9 <sub>H</sub>	Port 7 Open Drain Control Register	00 <sub>H</sub>
ODP8	b	F1D6 <sub>H</sub> <b>E</b>	EBH	Port 8 Open Drain Control Register	00 <sub>H</sub>
ONES		FF1E <sub>H</sub>	8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0L	b	FF00 <sub>H</sub>	80 <sub>H</sub>	Port 0 Low Register (Lower half of PORT0)	00 <sub>H</sub>
РОН	b	FF02 <sub>H</sub>	81 <sub>H</sub>	Port 0 High Register (Upper half of PORT0)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>	82 <sub>H</sub>	Port 1 Low Register (Lower half of PORT1)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>	83 <sub>H</sub>	Port 1 High Register (Upper half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>	E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>	E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>	E4 <sub>H</sub>	Port 4 Register (8 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>	D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>
P6	b	FFCC <sub>H</sub>	E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
P7	b	FFD0 <sub>H</sub>	E8 <sub>H</sub>	Port 7 Register (8 bits)	00 <sub>H</sub>
P8	b	FFD4 <sub>H</sub>	EA <sub>H</sub>	Port 8 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>	60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>	61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>	62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>	63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>	64 <sub>H</sub>	PEC Channel 4 Control Register	0000H
PECC5		FECA <sub>H</sub>	65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>
PECC6		FECCH	66 <sub>H</sub>	PEC Channel 6 Control Register	0000H
PECC7		FECE <sub>H</sub>	67 <sub>H</sub>	PEC Channel 7 Control Register	0000H
PP0		F038 <sub>H</sub> <b>E</b>	1C <sub>H</sub>	PWM Module Period Register 0	0000H
PP1		F03A <sub>H</sub> E	1D <sub>H</sub>	PWM Module Period Register 1	0000H
PP2		F03C <sub>H</sub> E	1E <sub>H</sub>	PWM Module Period Register 2	0000H
PP3		F03E <sub>H</sub> <b>E</b>	1F <sub>H</sub>	PWM Module Period Register 3	0000 <sub>H</sub>

Name Physical Address		8-Bit Address	Description	Reset Value		
PSW b FF10 <sub>H</sub>		FF10 <sub>H</sub>	88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>	
PT0		F030 <sub>H</sub> <b>E</b>	18 <sub>H</sub>	PWM Module Up/Down Counter 0	0000 <sub>H</sub>	
PT1		F032 <sub>H</sub> <b>E</b>	19 <sub>H</sub>	PWM Module Up/Down Counter 1	0000H	
PT2		F034 <sub>H</sub> <b>E</b>	1A <sub>H</sub>	PWM Module Up/Down Counter 2	0000 <sub>H</sub>	
PT3		F036 <sub>H</sub> <b>E</b>	1B <sub>H</sub>	PWM Module Up/Down Counter 3	0000H	
PW0		FE30 <sub>H</sub>	18 <sub>H</sub>	PWM Module Pulse Width Register 0	0000H	
PW1		FE32 <sub>H</sub>	19 <sub>H</sub>	PWM Module Pulse Width Register 1	0000 <sub>H</sub>	
PW2		FE34 <sub>H</sub>	1A <sub>H</sub>	PWM Module Pulse Width Register 2	0000 <sub>H</sub>	
PW3		FE36 <sub>H</sub>	1B <sub>H</sub>	PWM Module Pulse Width Register 3	0000 <sub>H</sub>	
PWMCON	b	FF30 <sub>H</sub>	98 <sub>H</sub>	PWM Module Control Register 0	0000 <sub>H</sub>	
PWMCON	b	FF32 <sub>H</sub>	99 <sub>H</sub>	PWM Module Control Register 1	0000H	
PWMIC	b	F17E <sub>H</sub> <b>E</b>	BFH	PWM Module Interrupt Control Register	0000 <sub>H</sub>	
RP0H	b	F108 <sub>H</sub> <b>E</b>	84 <sub>H</sub>	System Startup Configuration Register (Rd. only)	XX <sub>H</sub>	
S0BG		FEB4 <sub>H</sub>	5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>	
SOCON	b	FFB0 <sub>H</sub>	D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>	
S0EIC	b	FF70 <sub>H</sub>	B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>	
SORBUF		FEB2 <sub>H</sub>	59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)	ХХ <sub>Н</sub>	
SORIC	b	FF6E <sub>H</sub>	B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>	
SOTBIC	b	F19C <sub>H</sub> <b>E</b>	CEH	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>	
SOTBUF		FEB0 <sub>H</sub>	58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register (write only)	00 <sub>H</sub>	
SOTIC	b	FF6C <sub>H</sub>	B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>	
SP		FE12 <sub>H</sub>	09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>	
SSCBR		F0B4 <sub>H</sub> E	5A <sub>H</sub>	SSC Baudrate Register		
SSCCON	b	FFB2 <sub>H</sub>	D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>	
SSCEIC	b	FF76 <sub>H</sub>	BB <sub>H</sub> SSC Error Interrupt Control Register		0000 <sub>H</sub>	

	Physical Address	8-Bit Address	Description	Reset Value
	F0B2 <sub>H</sub> <b>E</b>	59 <sub>H</sub>	SSC Receive Buffer (read only)	XXXX <sub>H</sub>
b	FF74 <sub>H</sub>	BA <sub>H</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
	F0B0 <sub>H</sub> <b>E</b>	58 <sub>H</sub>	SSC Transmit Buffer (write only)	0000 <sub>H</sub>
b	FF72 <sub>H</sub>	B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000H
	FE14 <sub>H</sub>	0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
	FE16 <sub>H</sub>	0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
b	FF12 <sub>H</sub>	89 <sub>H</sub>	CPU System Configuration Register	0xx0 <sub>H</sub> *)
	FE50 <sub>H</sub>	28 <sub>H</sub>	CAPCOM Timer 0 Register	0000 <sub>H</sub>
b	FF50 <sub>H</sub>	A8 <sub>H</sub>	CAPCOM Timer 0 and Timer 1 Control Register	0000 <sub>H</sub>
b	FF9C <sub>H</sub>	CEH	CAPCOM Timer 0 Interrupt Control Register	0000 <sub>H</sub>
	FE54 <sub>H</sub>	2A <sub>H</sub>	CAPCOM Timer 0 Reload Register	0000 <sub>H</sub>
	FE52 <sub>H</sub>	29 <sub>H</sub>	CAPCOM Timer 1 Register	0000 <sub>H</sub>
b	FF9E <sub>H</sub>	CF <sub>H</sub>	CAPCOM Timer 1 Interrupt Control Register	0000 <sub>H</sub>
	FE56 <sub>H</sub>	2B <sub>H</sub>	CAPCOM Timer 1 Reload Register	0000 <sub>H</sub>
	FE40 <sub>H</sub>	20 <sub>H</sub>	GPT1 Timer 2 Register	0000H
b	FF40 <sub>H</sub>	A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
b	FF60 <sub>H</sub>	B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
	FE42 <sub>H</sub>	21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
b	FF42 <sub>H</sub>	A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
b	FF62 <sub>H</sub>	B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
	FE44 <sub>H</sub>	22 <sub>H</sub>	GPT1 Timer 4 Register	0000H
b	FF44 <sub>H</sub>	A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000H
b	FF64 <sub>H</sub>	B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
	FE46 <sub>H</sub>	23 <sub>H</sub>	GPT2 Timer 5 Register	0000H
þ	FF46 <sub>H</sub>	A3 <sub>H</sub>	GPT2 Timer 5 Control Register 0	
b	FF66 <sub>H</sub>	B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register 0	
	FE48 <sub>H</sub>	24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
b	FF48 <sub>H</sub>	A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
b	FF68 <sub>H</sub>	B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
	b b b b b b b b	Address           b         FF74H           b         FF72H           c         FE14H           d         FE16H           b         FF12H           b         FF50H           b         FF50H           b         FF9CH           c         FE54H           d         FE56H           d         FF40H           d         FF60H           d         FF62H           d         FF42H           d         FF42H           d         FF44H           d         FF44H           d         FF46H           d         FF46H           d         FF48H           d         FF48H           d         FF48H	Address         Address           FOB2H E         59H           b FF74H         BAH           FOB0H E         58H           b FF72H         B9H           FE14H         0AH           FE16H         0BH           b FF12H         89H           b FF50H         A8H           b FF9CH         CEH           FE54H         2AH           FE56H         2BH           FE40H         20H           b FF40H         A0H           b FF60H         B0H           FE42H         21H           b FF62H         B1H           b FF64H         A2H           b FF64H         A2H           b FF64H         A3H           b FF66H         B3H           b FF66H         B3H	AddressFOB2H E59HSSC Receive Buffer (read only)bFF74HBAHSSC Receive Interrupt Control RegisterFOB0H E58HSSC Transmit Buffer (write only)bFF72HB9HSSC Transmit Interrupt Control RegisterFE14H0AHCPU Stack Overflow Pointer RegisterFE16H0BHCPU Stack Underflow Pointer RegisterbFF12H89HCPU System Configuration RegisterbFF50H28HCAPCOM Timer 0 RegisterbFF50HA8HCAPCOM Timer 0 and Timer 1 Control RegisterbFF9CHCEHCAPCOM Timer 0 Interrupt Control RegisterFE54H2AHCAPCOM Timer 0 Reload RegisterFE52H29HCAPCOM Timer 1 RegisterbFF9EHCFHCAPCOM Timer 1 Interrupt Control RegisterFE56H2BHCAPCOM Timer 1 Reload RegisterFE40H20HGPT1 Timer 2 RegisterbFF40HA0HGPT1 Timer 2 Control RegisterbFF60HB0HGPT1 Timer 3 RegisterbFF60HB0HGPT1 Timer 3 Interrupt Control RegisterbFF62HB1HGPT1 Timer 3 Interrupt Control RegisterbFF64HA2HGPT1 Timer 4 RegisterbFF64HB2HGPT1 Timer 5 RegisterbFF64HB2HGPT1 Timer 5 RegisterbFF66HB3HGPT2 Timer 5 Control RegisterbFF66HB3HGPT2 Timer 5 Interrupt Control RegisterbFF48H

Name		Physical Address	8-Bit Address	Description	Reset Value
<b>T</b> 7		F050 <sub>H</sub> <b>E</b>	28 <sub>H</sub>	CAPCOM Timer 7 Register	0000 <sub>H</sub>
T78CON	b	FF20 <sub>H</sub>	90 <sub>H</sub>	CAPCOM Timer 7 and 8 Control Register	0000 <sub>H</sub>
T7IC	b	F17A <sub>H</sub> <b>E</b>	BE <sub>H</sub>	CAPCOM Timer 7 Interrupt Control Register	0000 <sub>H</sub>
T7REL		F054 <sub>H</sub> <b>E</b>	2A <sub>H</sub>	CAPCOM Timer 7 Reload Register	0000 <sub>H</sub>
T8		F052 <sub>H</sub> E	29 <sub>H</sub>	CAPCOM Timer 8 Register	0000 <sub>H</sub>
T8IC	b	F17C <sub>H</sub> <b>E</b>	BF <sub>H</sub>	CAPCOM Timer 8 Interrupt Control Register	0000 <sub>H</sub>
T8REL		F056 <sub>H</sub> E	2B <sub>H</sub>	CAPCOM Timer 8 Reload Register	0000 <sub>H</sub>
TFR	b	FFAC <sub>H</sub>	D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDT		FEAE <sub>H</sub>	57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON		FFAE <sub>H</sub>	D7 <sub>H</sub>	Watchdog Timer Control Register	0000 <sub>H</sub>
XPOIC	b	F186 <sub>H</sub> E	C3 <sub>H</sub>	X-Peripheral 0 Interrupt Control Register	0000 <sub>H</sub>
XP1IC	b	F18E <sub>H</sub> <b>E</b>	C7 <sub>H</sub>	X-Peripheral 1 Interrupt Control Register	0000 <sub>H</sub>
XP2IC	b	F196 <sub>H</sub> E	СВн	X-Peripheral 2 Interrupt Control Register	0000H
XP3IC	b	F19E <sub>H</sub> <b>E</b>	CF <sub>H</sub>	X-Peripheral 3 Interrupt Control Register	
ZEROS	b	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>\*)</sup> The system configuration is selected during reset.

Note: The Interrupt Control Registers XPnIC are prepared to control interrupt requests from integrated X-Bus peripherals. Nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit.

#### **Absolute Maximum Ratings**

Ambient temperature under bias $(T_A)$ :	
SAB-C167-LM	0 to +70 °C
SAF-C167-LM	40 to +85 ℃
Storage temperature $(T_{ST})$	– 65 to +150 °C
Voltage on $V_{\rm CC}$ pins with respect to ground ( $V_{\rm SS}$ )	0.5 to +6.5 V
Voltage on any pin with respect to ground ( $V_{\rm SS}$ )	
Input current on any pin during overload condition	
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{\rm IN} > V_{\rm CC}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the voltage on pins with respect to ground ( $V_{\rm SS}$ ) must not exceed the values defined by the Absolute Maximum Ratings.

#### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C167 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C167 will provide signals with the respective timing characteristics.

#### SR (System Requirement):

The external system must provide signals with the respective timing characteristics to the C167.

#### DC Characteristics

$V_{\rm CC}$ = 5 V ± 10 %;	$V_{\rm SS}$ = 0 V;	f <sub>CPU</sub> = 20 MHz
T = 0 to 170 °C	for SAD C167	I M

 $T_A = 0$  to +70 °C for SAB-C167-LM  $T_A = -40$  to +85 °C for SAF-C167-LM

Parameter	Symbol	Limi	it Values	Unit	Test Condition	
		min.	max.	1		
Input low voltage	V <sub>IL</sub> SR	-0.5	0.2 V <sub>CC</sub> - 0.1	٧	_	
Input high voltage (all except RSTIN and XTAL1)	V <sub>IH</sub> SR	0.2 V <sub>CC</sub> + 0.9	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage RSTIN	V <sub>IH1</sub> SR	0.6 V <sub>CC</sub>	$V_{\rm CC} + 0.5$	٧	_	
Input high voltage XTAL1	V <sub>IH2</sub> SR	0.7 V <sub>CC</sub>	$V_{\rm CC} + 0.5$	٧	-	

Semiconductor Group

702

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	max.			
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	I <sub>OL</sub> = 2.4 mA	
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	_	0.45	V	$I_{\rm OL1} = 1.6  {\rm mA}$	
Output high voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>CC</sub> 2.4		V	$I_{\text{OH}} = -500 \mu\text{A}$ $I_{\text{OH}} = -2.4 \text{mA}$	
Output high voltage 1) (all other outputs)	V <sub>OH1</sub> CC	0.9 V <sub>CC</sub> 2.4		V V	$I_{\rm OH} = -250 \; \mu {\rm A}$ $I_{\rm OH} = -1.6 \; {\rm mA}$	
Input leakage current (Port 5) 2)	I <sub>OZ1</sub> CC		±200	пА	$0 \text{ V} < V_{\text{IN}} < V_{\text{CC}}$	
Input leakage current (all other)	I <sub>OZ2</sub> CC	-	±500	nA	$0 \text{ V} < V_{\text{iN}} < V_{\text{CC}}$	
RSTIN pullup resistor	R <sub>RST</sub> CC	50	150	kΩ	_	
Read/Write inactive current 5)	I <sub>RWH</sub> 3)	-	-150	μА	$V_{OUT}$ = 2.4 V	
Read/Write active current 5)	I <sub>RWL</sub> 4)	-1500	_	μΑ	$V_{\text{OUT}} = V_{\text{OLmax}}$	
ALE inactive current 5)	I <sub>ALEL</sub> 3)	-	150	μΑ	$V_{\text{OUT}} = V_{\text{OLmax}}$	
ALE active current 5)	$I_{ALEH}$ 4)	2000	-	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 inactive current 5)	$I_{P6H}$ 3)	_	-150	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 active current 5)	$I_{ m P6L}$ 4)	-2000		μА	$V_{\rm OUT} = V_{\rm OL1max}$	
PORT0 configuration current 5)	$I_{POH}$ 3)	_	-10	μА	$V_{IN} = V_{iHmin}$	
	I <sub>POL</sub> 4)	-100		μА	$V_{IN} = V_{ILmax}$	
XTAL1 input current	I <sub>IL</sub> CC	-	±20	μА	$0 \text{ V} < V_{\text{IN}} < V_{\text{CC}}$	
Pin capacitance <sup>6)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz T <sub>A</sub> = 25 °C	
Power supply current	I <sub>cc</sub> CC	_	30 + 8 * f <sub>CPU</sub>	mA	Reset active f <sub>CPU</sub> in [MHz] <sup>7)</sup>	
Idle mode supply current	I <sub>ID</sub> CC	-	20 + 3 * f <sub>CPU</sub>	mA	f <sub>CPU</sub> in [MHz] <sup>7)</sup>	
Power-down mode supply current	I <sub>PD</sub> CC	_	100	μΑ	$V_{\rm CC} = 5.5  V^{8)}$	

#### Notes

- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) This specification does not apply to the analog input (Port 5.x) which is currently converted.
- 3) The maximum current may be drawn while the respective signal line remains inactive.
- 4) The minimum current must be drawn in order to drive the respective signal line active.
- 5) This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for CS output and the open drain function is not enabled.
- 6) Not 100% tested, guaranteed by design characterization.
- 7) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at 20 MHz CPU clock with all outputs open.
- 8) All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V<sub>CC</sub> 0.1 V to V<sub>CC</sub>, V<sub>REF</sub> = 0 V, all outputs (including pins configured as outputs) disconnected.




Figure 8
Supply/Idle Current as a Function of Operating Frequency

Semiconductor Group



## A/D Converter Characteristics

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A = 0$  to +70 °C for SAB-C167-LM  $T_A = -40$  to +85 °C for SAF-C167-LM

4.0 V  $\leq V_{AREF} \leq V_{CC}$ +0.1 V;  $V_{SS}$ -0.1 V  $\leq V_{AGND} \leq V_{SS}$ +0.2 V

Parameter	Symbol	Lim	it Values	Unit	<b>Test Condition</b>
		min.	max.		
Analog input voltage range	V <sub>AIN</sub> SR	V <sub>AGND</sub>	$V_{AREF}$	٧	1)
Sample time	t <sub>s</sub> CC	_	2 t <sub>SC</sub>		2) 4)
Conversion time	t <sub>C</sub> CC	_	10 t <sub>CC</sub> + t <sub>S</sub> + 4TCL		3) 4)
Total unadjusted error	TUE CC	-	± 2	LSB	5)
Internal resistance of reference voltage source	R <sub>AREF</sub> CC	_	t <sub>CC</sub> / 250 - 0.25	kΩ	$t_{\rm CC}$ in [ns] <sup>6) 7)</sup>
Internal resistance of analog source	R <sub>ASRC</sub> CC	_	t <sub>S</sub> / 500 - 0.25	kΩ	t <sub>S</sub> in [ns] <sup>2) 7)</sup>
ADC input capacitance	C <sub>AIN</sub> CC	_	50	pF	7)

- V<sub>AIN</sub> may exceed V<sub>AGND</sub> or V<sub>AREF</sub> up to the absolute maximum ratings. However, the conversion result in these cases will be X000<sub>H</sub> or X3FF<sub>H</sub>, respectively.
- During the sample time the input capacitance C<sub>1</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitors to reach their final voltage level within t<sub>S</sub>. After the end of the sample time t<sub>S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>SC</sub> depend on programming and can be taken from the table below.
- 3) This parameter includes the sample time t<sub>S</sub>, the time for determining the digital result and the time to load the result register with the conversion result.
  Values for the conversion clock t<sub>CC</sub> depend on programming and can be taken from the table below.
- 4) This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.
- 5) TUE is tested at V<sub>AREF</sub>=5.0V, V<sub>AGND</sub>=0V, V<sub>CC</sub>=4.8V. It is guaranteed by design characterization for all other voltages within the defined voltage range.
- 6) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitors to reach their respective voltage level within t<sub>CC</sub>. The maximum internal resistance results from the programmed conversion timing.
- 7) Not 100% tested, guaranteed by design characterization.

ADCON.15 14	Conversion clock $t_{\rm CC}$	ADCON.13 12	Sample clock $t_{\rm SC}$
00	TCL * 32	00	$t_{\rm CC}$
01	Reserved, do not use	01	t <sub>CC</sub> * 2
10	TCL * 128	10	t <sub>CC</sub> * 4
11	TCL * 64	11	t <sub>CC</sub> * 8

## **Testing Waveforms**





Figure 9 Input Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, but begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OL}$  level occurs  $(I_{\rm OH}/I_{\rm OL}=20$  mA).

Figure 10 Float Waveforms

### **AC Characteristics**

## **External Clock Drive XTAL1**

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; \qquad V_{\rm SS} = 0 \text{ V}$ 

 $T_A = 0$  to +70 °C for SAB-C167-LM  $T_A = -40$  to +85 °C for SAF-C167-LM

Parameter S:	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1/2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	*****
Oscillator period	TCL	SR	25	25	25	500	ns
High time	<i>t</i> <sub>1</sub>	SR	6	-	6	-	ns
Low time	<i>t</i> <sub>2</sub>	SR	6	_	6	-	ns
Rise time	<i>t</i> <sub>3</sub>	SR	-	5	_	5	ns
Fall time	t <sub>4</sub>	SR	-	5	_	5	ns




Figure 11
External Clock Drive XTAL1

## **Memory Cycle Variables**

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Description	Symbol	Values
ALE Extension	t <sub>A</sub>	TCL * <alectl></alectl>
Memory Cycle Time Waitstates	$t_{\mathrm{C}}$	2TCL * (15 - <mctc>)</mctc>
Memory Tristate Time	$t_{F}$	2TCL * (1 - <mttc>)</mttc>

## AC Characteristics (cont'd)

# **Multiplexed Bus**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V

 $T_A = 0 \text{ to } +70 \text{ °C}$  for SAB-C167-LM

 $T_A = -40 \text{ to } +85 \text{ °C}$  for SAF-C167-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_L$  (for Port 6,  $\overline{CS}$ ) = 100 pF

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20-MHz CPU clock without waitstates)

Parameter	Sym	ibol	Max. CPU Clock = 20 MHz		Variable (	Unit	
			min.	max.	min.	max.	
ALE high time	t <sub>5</sub>	CC	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	-	ns
Address setup to ALE	t <sub>6</sub>	CC	$10 + t_A$	-	TCL - 15 + t <sub>A</sub>	_	ns
Address hold after ALE	t <sub>7</sub>	CC	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	t <sub>8</sub>	СС	15 + t <sub>A</sub>	-	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{RD}$ , $\overline{WR}$ (no RW-delay)	t <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	$-10 + t_{A}$	_	ns
Address float after RD, WR (with RW-delay)	t <sub>10</sub>	CC	_	5	_	5	ns
Address float after RD, WR (no RW-delay)	t <sub>11</sub>	CC	_	30	_	TCL + 5	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	40 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	-	25 + t <sub>C</sub>	_	2TCL - 25 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	50 + t <sub>C</sub>	-	3TCL - 25 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	50 + t <sub>A</sub> + t <sub>C</sub>	-	3TCL - 25 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR		65 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 35 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	-	0		ns
Data float after RD	t <sub>19</sub>	SR	-	35 + t <sub>F</sub>	_	2TCL - 15 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	СС	35 + t <sub>C</sub>	-	2TCL - 15 + t <sub>C</sub>	_	ns

Parameter	Symbol			PU Clock 0 MHz	Variable 1/2TCL =	Unit	
			min.	max.	min.	max.	
Data hold after WR	t <sub>23</sub>	СС	35 + t <sub>F</sub>	_	2TCL - 15 + t <sub>F</sub>	_	ns
ALE rising edge after RD,	t <sub>25</sub>	СС	35 + t <sub>F</sub>	_	2TCL - 15 + t <sub>F</sub>	-	ns
Address hold after RD, WR	t <sub>27</sub>	CC	35 + t <sub>F</sub>	-	2TCL - 15 + t <sub>F</sub>	-	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	_	45 + t <sub>C</sub> + 2t <sub>A</sub>	-	3TCL - 30 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>40</sub>	CC	60 + t <sub>F</sub>	_	3TCL - 15 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	20 + t <sub>A</sub>		TCL - 5 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	-5 + t <sub>A</sub>	_	-5 + t <sub>A</sub>	-	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	СС	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	25	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	45 + t <sub>C</sub>		3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	СС	40 + t <sub>C</sub>	-	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	65 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	CC	35 + t <sub>C</sub>	-	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	-	0	_	ns
Data float after RdCS	t <sub>52</sub>	SR		30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub>	CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	-	ns
Data hold after WrCS	t <sub>56</sub>	CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	. –	ns




Figure 12-1
External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE

**■** 8235605 0061620 023 **■** 




Figure 12-2
External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE

■ 8235605 0061621 T6T ■




Figure 12-3
External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE




Figure 12-4
External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE

# **3235605 0061623 832**

## AC Characteristics (cont'd)

# **Demultiplexed Bus**

 $V_{\rm CC} = 5 \dot{V} \pm 10 \%; V_{\rm SS} = 0 V$ 

 $T_A = 0$  to +70 °C for SAB-C167-LM  $T_A = -40$  to +85 °C for SAF-C167-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_1$  (for Port 6,  $\overline{CS}$ ) = 100 pF

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20-MHz CPU clock without waitstates)

Parameter	Symbol		CPU Clock 0 MHz	Variable (	Unit	
		min.	max.	min.	max.	
ALE high time	t <sub>5</sub> CC	15 + t <sub>A</sub>	<b> </b>	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	t <sub>6</sub> CC	10 + t <sub>A</sub>	_	TCL - 15 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	t <sub>8</sub> CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	t <sub>9</sub> CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub> CC	40 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub> CC	65 + t <sub>C</sub>	-	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub> SR	_	25 + t <sub>C</sub>	-	2TCL - 25 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub> SR	_	50 + t <sub>C</sub>	_	3TCL - 25 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub> SR	-	50 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 25 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub> SR	-	65 + 2t <sub>A</sub> + t <sub>C</sub>	-	4TCL - 35 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub> SR	0	-	0	_	ns
Data float after RD rising edge (with RW-delay)	t <sub>20</sub> SR	_	35 + t <sub>F</sub>	_	2TCL - 15 + t <sub>F</sub>	ns
Data float after RD rising edge (no RW-delay)	t <sub>21</sub> SR	-	15 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub> CC	35 + t <sub>C</sub>	-	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub> CC	15 + t <sub>F</sub>	-	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD,	t <sub>26</sub> CC	-10 + t <sub>F</sub>	-	-10 + t <sub>F</sub>	_	ns

Parameter <sub>.</sub>	Symbol			PU Clock 0 MHz	Variable 1/2TCL =	Unit	
			min.	max.	min.	max.	
Address hold after RD, WR	t <sub>28</sub>	СС	0 + t <sub>F</sub>	-	0 + t <sub>F</sub>	-	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	-5 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	-	45 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 30 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>41</sub>	СС	10 + t <sub>F</sub>	-	TCL - 15 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	СС	20 + t <sub>A</sub>	-	TCL - 5 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	СС	-5 + t <sub>A</sub>	-	-5 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	20 + t <sub>C</sub>	-	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	45 + t <sub>C</sub>	-	3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	СС	40 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	65 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	СС	35 + t <sub>C</sub>	_	2TCL - 15 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	-	0	_	ns
Data float after RdCS (with RW-delay)	t <sub>53</sub>	SR	_	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay)	t <sub>68</sub>	SR	_	5 + t <sub>F</sub>	_	TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>55</sub>	CC	-15 + t <sub>F</sub>	-	-15 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>57</sub>	СС	10 + t <sub>F</sub>	-	TCL - 15 + t <sub>F</sub>	-	ns




Figure 13-1 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE

**■ 8235605 0061626 541 ■** 




Figure 13-2
External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE

■ 8235605 0061627 488 ■




Figure 13-3 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE




Figure 13-4
External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE

# **SIEMENS**

# AC Characteristics (cont'd) CLKOUT and READY

 $V_{CC} = 5 \text{ V} \pm 10 \text{ %}; \quad V_{SS} = 0 \text{ V}$ 

 $T_A = 0 \text{ to } +70 \text{ °C}$  for SAB-C167-LM  $T_A = -40 \text{ to } +85 \text{ °C}$  for SAF-C167-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_1$  (for Port 6,  $\overline{CS}$ ) = 100 pF

Parameter	Symbol			CPU Clock 20 MHz	Variable 1/2TCL =	Unit	
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	50	50	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	20	-	TCL - 5	_	ns
CLKOUT low time	t <sub>31</sub>	CC	15	-	TCL - 10	-	ns
CLKOUT rise time	t <sub>32</sub>	СС	-	5	_	5	ns
CLKOUT fall time	t <sub>33</sub>	CC	-	5	-	5	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	СС	$0 + t_A$	$10 + t_A$	$0 + t_A$	10 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	15	_	15	_	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	5	_	5	_	ns
Asynchronous READY low time	t <sub>37</sub>	SR	65	_	2TCL + 15	_	ns
Asynchronous READY setup time 1)	t <sub>58</sub>	SR	15	_	15	-	ns
Asynchronous READY hold time 1)	t <sub>59</sub>	SR	0	_	0	_	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	t <sub>60</sub>	SR	0	$0 \\ + 2t_A + t_F$ $2)$	0	TCL - 25 + 2t <sub>A</sub> + t <sub>F</sub> 2)	ns

<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge

<sup>2)</sup> Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY. The 2t<sub>A</sub> refer to the next following bus cycle.




Figure 14
CLKOUT and READY

#### Notes

- Oycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- 2) The leading edge of the respective command depends on RW-delay
- 3) READY sampled HIGH at this sampling point generates a READY controlled waitstate, READY sampled LOW at this sampling point terminates the currently running bus cycle
- <sup>4</sup> READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR)
- If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t<sub>37</sub> in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4).
- Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
  For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without
- 7) The next external bus cycle may start here

MTTC waitstate this delay is zero

## AC Characteristics (cont'd)

## **External Bus Arbitration**

 $V_{\rm GC}$  = 5 V ± 10 %;  $V_{\rm SS}$  = 0 V

 $T_{\rm A} = 0 \text{ to } +70 \,^{\circ}{\rm C}$  for SAB-C167-LM  $T_{\rm A} = -40 \text{ to } +85 \,^{\circ}{\rm C}$  for SAF-C167-LM

 $C_L$  (for PORT0, PORT1, Port 4, ALE,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ , CLKOUT) = 100 pF

 $C_L$  (for Port 6,  $\overline{CS}$ ) = 100 pF

Parameter	Symbo	lo		CPU Clock O MHz	Varia 1/2TC	Unit	
		г	nin.	max.	min.	max.	7
HOLD input setup time to CLKOUT	t <sub>61</sub> S	SR 2	20	_	20	4	ns
CLKOUT to HLDA high or BREQ low delay	t <sub>62</sub> C	c -	-	20	-	20	ns
CLKOUT to HLDA low or BREQ high delay	t <sub>63</sub> C	C -	-	20		20	ns
CSx release	t <sub>64</sub> C	:c  -		20	_	20	ns
CSx drive	t <sub>65</sub> C	C -	5	25	-5	25	ns
Other signals release	t <sub>66</sub> C	:c  -		20	-	20	ns
Other signals drive	t <sub>67</sub> C	:C -	5	25	-5	25	ns




Figure 15
External Bus Arbitration, Releasing the Bus

- 1) The C167 will complete the currently running bus cycle before granting bus access
- 2) This is the first possibility for BREQ to get active
- $^{3)}$  The  $\overline{\text{CS}}$  outputs will be resistive high (pullup) after  $t_{64}$




Figure 16 External Bus Arbitration, (Regaining the Bus)

- 1) This is the last chance for BREQ to trigger the indicated regain-sequence Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high Please note that HOLD may also be deactivated without the C167 requesting the bus
- 2) The next C167 driven bus cycle may start here