

PE9704

Product Description

Peregrine's PE9704 is a high-performance integer-N PLL capable of frequency synthesis up to 3.0 GHz. The device is designed for superior phase noise performance while providing an order of magnitude reduction in current consumption, when compared with existing commercial space PLLs.

The PE9704 features a ÷10/11 dual modulus prescaler, counters, and a phase comparator as shown in Figure 1. Counter values are programmable through a serial interface, and can also be directly hard wired.

The PE9704 is optimized for commercial space applications. Single Event Latch-up (SEL) is physically impossible and Single Event Upset (SEU) is better than 10^{-9} errors per bit / day. Fabricated in Peregrine's patented UTSi® (Ultra Thin Silicon) CMOS technology, the PE9704 offers excellent RF performance and intrinsic radiation tolerance.

3.0 GHz Integer-N PLL for Rad Hard Applications

Features

- 3.0 GHz operation
- ÷10/11 dual modulus prescaler
- Phase detector output
- Serial interface or hardwired programmable
- Ultra-low phase noise
- SEU < 10⁻⁹ errors / bit-day
- 100 Krad (Si) total dose
- 44-lead CQFJ

Figure 1. Block Diagram






Figure 2. Pin Configuration




Table 1. Pin Descriptions

Pin No.	Pin Name	Interface Mode	Туре	Description
1	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing recommended.
2	R ₀	Direct	Input	R Counter bit0
3	R ₁	Direct	Input	R Counter bit1
4	R ₂	Direct	Input	R Counter bit2
5	R ₃	Direct	Input	R Counter bit3
6	GND	Both	(Note 1)	Ground
7	R ₄	Direct	Input	R Counter bit4
8	R ₅	Direct	Input	R Counter bit5 (MSB)
9	M ₀	Direct	Input	M Counter bit0
10	M ₁	Direct	Input	M Counter bit1
11	V _{DD}	Both	(Note 1)	Same as pin 1
12	V _{DD}	Both	(Note 1)	Same as pin 1
13	M ₂	Direct	Input	M Counter bit2
14	M ₃	Direct	Input	M Counter bit3
15	S_WR	Serial	Input	Frequency register load enable input. Buffered data is transferred to the frequency register on S_WR rising edge.
	M ₄	Direct	Input	M Counter bit4
16	DATA	Serial	Input	Binary serial data input. Data is entered LSB first, and is clocked serially into the 20-bit frequency control register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of CLOCK.

File No. 70/0083~00B | UTSi ® CMOS RFIC SOLUTIONS



Pin No.	Pin Name	Interface Mode	Type	Description				
	M ₅	Direct	Input	M Counter bit5				
17	GND	Both		Ground				
18	CLOCK	Serial	Input	Clock input. Data is clocked serially into either the 20-bit primary register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of CLOCK.				
	M ₆	Direct	Input	M Counter bit6				
19	M ₇	Direct	Input	M Counter bit7				
20	M ₈	Direct	Input	M Counter bit8 (MSB)				
21	A ₀	Direct	Input	A Counter bit0				
22	D _{MODE}	Both	Input	Selects direct interface mode (D _{MODE} =1) or serial interface mode (D _{MODE} =0)				
23	V_{DD}	Both	(Note 1)	Same as pin 1				
24	E_WR	Serial	Input	Enhancement register write enable. While E_WR is "high", DATA can be serially clocked into the enhancement register on the rising edge of CLOCK.				
	A ₁	Direct	Input	A Counter bit1.				
25	A ₂	Direct	Input	A Counter bit2				
26	A ₃	Direct	Input	A Counter bit3 (MSB)				
27	F _{IN}	Both	Input	RF prescaler input from the VCO. 3.0 GHz maximum frequency.				
28	GND	Both		Ground.				
29	GND	Both		Ground.				
30	N/C			No connect.				
31	V_{DD}	Both	(Note 1)	Same as pin 1				
32	D _{out}	Serial	Output	Data Out. The Main Counter output, R Counter output, or dual modulus prescaler select (MSEL) can be routed to D _{OUT} through enhancement register programming.				
33	V_{DD}	Both	(Note 1)	Same as pin 1				
34	N/C			No connect.				
35	GND	Both		Ground.				
36	PD_D	Both	Output	$PD_{\overline{D}}$ pulses down when f_p leads f_c .				
37	PD_Ū	Both		$PD_\overline{U}$ pulses down when f_c leads f_p .				
38	V_{DD}	Both	(Note 1)	Same as pin 1				
39	C _{EXT}	Both	Output	Logical "NAND" of PD_ \overline{U} and PD_ \overline{D} , passed through an on-chip, 2 k Ω series resistor. Connecting C_{EXT} to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD.				
40	GND	Both		Ground				
41	GND	Both		Ground				
42	F _R	Both	Input	Reference frequency input				
43	ENH	Both	Output, OD	Enhancement mode. When asserted low ("0"), enhancement register bits are functional.				
44	LD	Serial	Output	Lock detect output, the open-drain logical inversion of C_{EXT} . When the loop is locked, LD is high impedance; otherwise LD is a logic low ("0").				

Note 1: V_{DD} pins 1, 11, 12, 23, 31, 33, 35, and 38 are connected by diodes and must be supplied with the same positive voltage level.

Note 2: All digital input pins have 70 $k\Omega$ pull-down resistors to ground.



Table 2. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	-0.3	4.0	V
Vı	Voltage on any input	-0.3	V _{DD} + 0.3	V
lı	DC into any input	-10	+10	mA
Io	DC into any output	-10	+10	mA
T_{stg}	Storage temperature range	-65	150	°C

Table 3. Operating Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	2.85	3.15	V
T _A	Operating ambient temperature range	-40	85	°C

Table 4. ESD Ratings

Symbol	Parameter/Conditions	Level	Units
V_{ESD}	ESD voltage (Human Body Model) – Note 1	1000	٧

Note 1: Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

Electrostatic Discharge (ESD) Precautions

When handling this UTSi device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 4.

Latch-Up Avoidance

Unlike conventional CMOS devices, UTSi CMOS devices are immune to latch-up.



Table 5. DC Characteristics

 V_{DD} = 3.0 V, -40° C < T_A < 85° C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{DD}	Operational supply current;	V _{DD} = 2.85 to 3.15 V				
	Prescaler disabled			10		mA
	Prescaler enabled			24	31	mA
Digital Inputs:	All except F_R , F_{IN} (all digital inputs have 70k	ohm pull-up resistors)				
V_{IH}	High level input voltage	V _{DD} = 2.85 to 3.15 V	0.7 x V _{DD}			V
V_{IL}	Low level input voltage	V _{DD} = 2.85 to 3.15 V			0.3 x V _{DD}	V
I _{IH}	High level input current	V _{IH} = V _{DD} = 3.15 V			+70	μА
I _{IL}	Low level input current	$V_{IL} = 0, V_{DD} = 3.15 V$	-1			μА
Reference Div	ider input: F _R	•				
I _{IHR}	High level input current	V _{IH} = V _{DD} = 3.15 V			+100	μА
I _{ILR}	Low level input current	$V_{IL} = 0, V_{DD} = 3.15 V$	-100			μА
Counter and p	hase detector outputs: f _c , f _p .	•				
V _{OLD}	Output voltage LOW	I _{out} = 6 mA			0.4	V
V _{OHD}	Output voltage HIGH	I _{out} = -3 mA	V _{DD} - 0.4			V
Lock detect or	utputs: C _{EXT} , LD	•				
V _{OLC}	Output voltage LOW, C _{EXT}	I _{out} = 100 μ			0.4	V
V_{OHC}	Output voltage HIGH, C _{EXT}	I _{out} = -100 μ	V _{DD} - 0.4			V
V _{OLLD}	Output voltage LOW, LD	I _{out} = 6 mA			0.4	V



Table 6. AC Characteristics

 V_{DD} = 3.0 V, -40° C < T_A < 85° C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Max	Units
Control Interfac	ee and Latches (see Figures 1and 3)	•	-	•	•
f_{Clk}	CLOCK Serial data clock frequency	(Note 1)		10	MHz
t _{ClkH}	CLOCK Serial clock HIGH time		30		ns
t_{ClkL}	CLOCK Serial clock LOW time		30		ns
t _{DSU}	DATA set-up time after CLOCK rising edge		10		ns
t _{DHLD}	DATA hold time after CLOCK rising edge		10		ns
t _{PW}	S_WR pulse width		30		ns
t _{CWR}	CLOCK rising edge to S_WR rising edge.		30		ns
t _{CE}	CLOCK falling edge to E_WR transition		30		ns
t _{WRC}	S_WR falling edge to CLOCK rising edge.		30		ns
t _{EC}	E_WR transition to CLOCK rising edge		30		ns
t_{MDO}	MSEL data out delay after F _{IN} rising edge	C _L = 12 pf		8	ns
Main Divider (Ir	ncluding Prescaler)		•	•	•
F _{IN}	Operating frequency		500	3000	MHz
P_{Fin}	Input level range	External AC coupling	-5	5	dBm
Main Divider (P	Prescaler Bypassed)		•	•	•
F _{IN}	Operating frequency		50	300	MHz
P_{Fin}	Input level range	External AC coupling	-5	5	dBm
Reference Divid	der		•	•	•
F _R	Operating frequency	(Note 3)		100	MHz
P_Fr	Reference input power (Note 2)	Single-ended input	-2		dBm
Phase Detector	r	•	•		
f _c	Comparison frequency	(Note 3)		20	MHz

Note 1: Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk specification.

Note 2: CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5V_{p-p}.

Note 3: Parameter is guaranteed through characterization only and is not tested.



Functional Description

The PE9704 consists of a prescaler, counters, a phase detector, and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters "R" and "M" divide the reference and prescaler output, respectively, by integer values stored in a 20-bit register. An additional counter ("A") is used in the modulus select logic. The phase-frequency detector generates up and down frequency control signals. The control logic includes a selectable chip interface. Data can be written via a serial bus or hardwired directly to the pins. There are also various operational and test modes and a lock detect output.

Main Counter Chain

Normal Operating Mode

Setting the PB control bit "low" enables the $\div 10/11$ prescaler. The main counter chain then divides the RF input frequency (F_{IN}) by an integer derived from the values in the "M" and "A" counters.

In this mode, the output from the main counter chain (f_p) is related to the VCO frequency (F_{IN}) by the following equation:

$$f_p = F_{IN} / [10 \times (M + 1) + A]$$
 (1)
where $A \le M + 1$, $1 \le M \le 511$

When the loop is locked, F_{IN} is related to the reference frequency (F_R) by the following equation:

$$F_{IN} = [10 \text{ x } (M+1) + A] \text{ x } (F_R/(R+1))$$
 (2)
where $A \le M+1$, $1 \le M \le 511$

A consequence of the upper limit on A is that F_{IN} must be greater than or equal to 90 x (F_R / (R+1)) to obtain contiguous channels. The A counter can accept values as high as 15, but in typical operation it will cycle from 0 to 9 between increments in M.

Programming the M counter with the minimum allowed value of "1" will result in a minimum M counter divide ratio of "2".

Prescaler Bypass Mode

Setting the frequency control register bit PB "high" allows F_{IN} to bypass the $\div 10/11$ prescaler. In this mode, the prescaler and A counter are powered down, and the input VCO frequency is divided by the M counter directly. This mode is only available when using the serial port to set the frequency control bits. The following equation relates F_{IN} to the reference frequency F_{R} :

$$F_{IN} = (M+1) \times (F_R / (R+1)))$$
 (3) where $1 \le M \le 511$

Reference Counter

The reference counter chain divides the reference frequency F_R down to the phase detector comparison frequency f_c .

The output frequency of the 6-bit R Counter is related to the reference frequency by the following equation:

$$f_c = F_R / (R+1)$$
where $0 \le R \le 63$

Note that programming R with "0" will pass the reference frequency (F_R) directly to the phase detector.



Register Programming

Serial Interface Mode

Serial Interface Mode is selected by setting the D_{MODE} input "low".

While the E_WR input is "low", serial data (DATA input), B_0 to B_{19} , is clocked into a buffer register on the rising edge of CLOCK, LSB (B_0) first. The contents from this buffer register are transferred into the frequency control register on the rising edge of S_WR according to the timing diagram shown in Figure 3. This data controls the counters as shown in Table 7.

While the E_WR input is "high", serial data (DATA input), B_0 to B_7 , is clocked into a buffer register on the rising edge of CLOCK, LSB (B_0) first. The

contents from this buffer register are transferred into the enhancement register on the falling edge of E_WR according to the timing diagram shown in Figure 3. After the falling edge of E_WR, the data provides control bits as shown in Table 8. These bits are active when the Enh input is "low".

Direct Interface Mode

Direct Interface Mode is selected by setting the D_{MODE} input "high". In this mode, the counter values are set directly at external pins as shown in Table 7 and Figure 2. All frequency control register bits are addressable except PB (it is not possible to bypass the $\div 10/11$ dual modulus prescaler in Direct Mode).

Table 7. Frequency Register Programming

Interface Mode	Enh	D _{MODE}	R ₅	R ₄	M ₈	M ₇	РВ	M ₆	M ₅	M ₄	M ₃	M ₂	M ₁	M ₀	R ₃	R ₂	R ₁	R ₀	A ₃	A ₂	A ₁	A ₀
Serial*	1	0	B ₀	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₈	B ₉	B ₁₀	B ₁₁	B ₁₂	B ₁₃	B ₁₄	B ₁₅	B ₁₆	B ₁₇	B ₁₈	B ₁₉
Direct	1	1	R ₅	R ₄	M ₈	M ₇	0	M ₆	M ₅	M ₄	M ₃	M ₂	M ₁	M ₀	R ₃	R ₂	R ₁	R ₀	A_3	A ₂	A ₁	A ₀

^{*} Data is clocked serially on CLOCK rising edge while E_WR is "low" and transferred to frequency register on S_WR rising edge.



MSB (last in)

Table 8. Enhancement Register Programming

Interface Mode	Enh	D _{MODE}	Reserved*	Reserved*	fp output	Power down	Counter load	MSEL output	fc output	Reserved*
Serial**	0	Х	B ₀	B ₁	B_2	B_3	B ₄	B ₅	B_6	B ₇

^{*} Program to 0


^{*} Data is clocked serially on CLOCK rising edge while E_WR is "low" and transferred to frequency register on S_WR rising edge.



MSB (last in)



Figure 3. Serial Interface Mode Timing Diagram



Enhancement Register

The functions of the enhancement register bits are shown below. All bits are active high. Operation is undefined if more than one output is sent to D_{OUT} .

Table 9. Enhancement Register Bit Functionality

Bi	t Function	Description
Bit 0 Reserved**		
Bit 1	Reserved**	
Bit 2	f _p output	Drives the M counter output onto the D _{OUT} output.
Bit 3	Power down	Power down of all functions except programming interface.
Bit 4	Counter load	Immediate and continuous load of counter programming.
Bit 5	MSEL output	Drives the internal dual modulus prescaler modulus select (MSEL) onto the D _{OUT} output.
Bit 6	f _c output	Drives the R counter output onto the D _{OUT} output
Bit 7	Reserved**	

^{**} Program to 0



Phase Detector Outputs

The phase detector is triggered by rising edges from the main counter (f_p) and the reference counter (f_c). It has two outputs, PD_Ū, and PD_D. If the divided VCO leads the divided reference in phase or frequency (f_p leads f_c), PD_D pulses "low". If the divided reference leads the divided VCO in phase or frequency (f_c leads f_p), PD_Ū pulses "low". The width of either pulse is directly proportional to phase offset between the two input signals, f_p and f_c . The phase detector gain is 430 mV / radian.

PD_Ū and PD_D are designed to drive an active loop filter which controls the VCO tune voltage. PD_Ū pulses result in an increase in VCO frequency and PD_D results in a decrease in VCO frequency.

Software tools for designing the active loop filter can be found at Peregrine's web site (www.peregrine-semi.com).

Lock Detect Output


A lock detect signal is provided at pin LD, via the pin C_{EXT} (see Figure 1). C_{EXT} is the logical "NAND" of PD_U and PD_D waveforms, driven through a series 2k ohm resistor. Connecting C_{EXT} to an external shunt capacitor provides integration of this signal.

The C_{EXT} signal is then sent to the LD pin through an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD_ $\overline{\text{U}}$ and PD $\overline{\text{D}}$.



Figure 4. Package Drawing

44-lead CQFJ



All dimensions are in mils

Table 10. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
9704-01	PE9704 ES	Engineering Samples	44-pin CQFJ	40 units / Tray
9704-11	PE9704	Flight Units	44-pin CQFJ	40 units / Tray
9704-00	PE9704 EK	Evaluation Kit		1 / Box