## Features

- High performance ULC family suitable for large-sized CPLDs and FPGAs
- Conversion to $1,000,000$ gates
- Pin counts to over 976 pins
- Any pin-out matched due to limited number of dedicated pads
- Full range of packages: DIP, SOIC, LCC/PLCC, PQFP/TQFP, BGA, PGA/PPGA
- Low quiescent current: $0.3 \mathrm{nA} /$ gate
- Available in commercial and industrial grades
- $0.35 \mu \mathrm{~m}$ Drawn CMOS, 3 and 4 Metal Layers
- Library Optimised for Synthesis, Floor Plan \& Automatic Test Pattern Generation (ATPG)
- High Speed Performances:
- 150 ps Typical Gate Delay @3.3V
- Typical 600 MHz Toggle Frequency @3.3V
- Typical 360 MHz Toggle Frequency @2.5V
- High System Frequency Skew Control:
- Clock Tree Synthesis Software
- Low Power Consumption:
- $0.25 \mu \mathrm{~W} /$ Gate/ MHz @3.3V
- $0.18 \mu \mathrm{~W} /$ Gate/ MHz @2.5V
- Power on Reset
- Standard 2, 4, 6, 8,10, 12 and $18 \mathrm{mAl} / \mathrm{Os}$
- CMOS/TTL/PCI Interface
- ESD (2 kV) and Latch-up Protected I/O
- High Noise \& EMC Immunity:
- I/O with Slew Rate Control
- Internal Decoupling
- Signal Filtering between Periphery \& Core


## Description

The UA1 series of ULCs is well suited for conversion of large sized CPLDs and FPGAs. Devices are implemented in high-performance CMOS technology with $0.35 \mu \mathrm{~m}$ (drawn) channel lengths, and are capable of supporting flip-flop toggle rates of 200 MHz at 3.3 V and 180 MHz at 2.5 V , and input to output delays as fast as 150 ps at 3.3 V . The architecture of the UA1 series allows for efficient conversion of many PLD architecture and FPGA device types with higher IO count. A compact RAM cell, along with the large number of available gates allows the implementation of RAM in FPGA architectures that support this feature, as well as JTAG boundary-scan and scanpath testing.
Conversion to the UA1 series of ULC can provide a significant reduction in operating power when compared to the original PLD or FPGA. This is especially true when compared to many PLD and CPLD architecture devices, which typically consume 100 mA or more even when not being clocked. The UA1 series has a very low standby consumption of $0.3 \mathrm{nA} /$ gate typically commercial temperature, which would yield a standby current of $42 \mu \mathrm{~A}$ on a 144,000 gates design. Operating consumption is a strict function of clock frequency, which typically results in a power reduction of $50 \%$ to $90 \%$ depending on the device being compared.
The UA1 series provides several options for output buffers, including a variety of drive levels up to 18 mA . Schmitt trigger inputs are also an option. A number of techniques are used for improved noise immunity and reduced EMC emissions, including: several independent power supply busses and internal decoupling for isolation; slew rate limited outputs are also available if required. The UA1 series is designed to allow conversion of high performance 3.3 V devices as well as 2.5 V devices.

Support of mixed supply conversions is also possible, allowing optimal trade-offs between speed and power consumption.

## Array Organization

| Part Number | Max Pad Count | Full Programmable Usable Pads | Routable Gates | Equivalent FPGA Gates |
| :---: | :---: | :---: | :---: | :---: |
| UA1044 | 44 | 36 | 3729 | 14916 |
| UA1068 | 68 | 60 | 11760 | 47044 |
| UA1084 | 84 | 76 | 19734 | 78936 |
| UA1100 | 100 | 92 | 29760 | 119040 |
| UA1120 | 120 | 112 | 42211 | 168844 |
| UA1132 | 132 | 124 | 52222 | 208888 |
| UA1144 | 144 | 136 | 63298 | 253192 |
| UA1160 | 160 | 152 | 79866 | 319464 |
| UA1184 | 184 | 176 | 107538 | 430152 |
| UA1208 | 208 | 200 | 13124 | 525296 |
| UA1228 | 228 | 220 | 160020 | 640080 |
| UA1256 | 256 | 240 | 204552 | 818208 |
| UA1304 | 304 | 288 | 292288 | 1169152 |
| UA1352 | 352 | 336 | 369164 | 1476656 |
| UA1388 | 388 | 372 | 451269 | 1805076 |
| UA1432 | 432 | 416 | 565431 | 2261724 |
| UA1484 | 484 | 468 | 658314 | 2633256 |
| UA1540 | 540 | 516 | 826353 | 3305412 |
| UA1600 | 600 | 576 | 1025460 | 4101840 |
| UA1700 | 700 | 676 | 1407636 | 5630544 |
| UA1800 | 800 | 776 | 1691906 | 6767624 |
| UA1900 | 900 | 876 | 2151765 | 8607060 |
| UA1976 | 976 | 952 | 2360609 | 9226436 |

## Architecture

The basic element of the UA1 family is called a cell. One cell can typically implement between one to four FPGA gates. Cells are located contiguously through out the core of the device, with routing resources provided in three to four metal layers above the cells. Some cell blockage does occur due to routing, and utilization will be significantly greater with three metal routing than two. The sizes listed in the Product Outline are estimated usable amounts using three metal layers. I/O cells are provided at each pad, and may be configured as inputs, outputs, $\mathrm{I} / \mathrm{Os}, \mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ as required to match any FPGA or PLD pinout.

In order to improve noise immunity within the device, separate $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{S S}$ busses are provided for the internal cells and the I/O cells.

## I/O buffer interfacing

//O Flexibility
//O Options

### 2.5V Compatibility

Power Supply and Noise Protection

I/O buffers switching protection

Matrix switching current protection

All I/O buffers may be configured as input, output, bi-directional, oscillator or supply. A level translator could be located close to each buffer.

Inputs
Each input can be programmed as TTL, CMOS, or Schmitt Trigger, with or without a pull up or pull down resistor.

## Fast Output Buffer

Fast output buffers are able to source or sink 2 to 18 mA at 3.3 V according to the chosen option. 36 mA achievable, using 2 pads.
Slew Rate Controlled Output Buffer
In this mode, the p - and n -output transistors commands are delayed, so that they are never set "ON" simultaneously, resulting in a low switching current and low noise. These buffers are dedicated to very high load drive.

The UA1 series of ULC's is fully capable of supporting high-performance operation at 2.5 V or 3.3 V . The performance specifications of any given ULC design however, must be explicitly specified as $2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or both.

The speed and density of the UA1 technology cause large switching current spikes, for example when:

- 16 high current output buffers switch simultaneously, or
- $10 \%$ of the 700000 gates are switching within a window of 1 ns .

Sharp edges and high currents cause some parasitic elements in the packaging to become significant. In this frequency range, the package inductance and series resistance should be taken into account. It is known that an inductor slows down the setting time of the current and causes voltage drops on the power supply lines. These drops can affect the behavior of the circuit itself or disturb the external application (ground bounce).
In order to improve the noise immunity of the UA1 core matrix, several mechanisms have been implemented inside the UA1 arrays. Two types of protection have been added: one to limit the I/O buffer switching noise and the other to protect the I/O buffers against the switching noise coming from the matrix.

Three features are implemented to limit the noise generated by the switching current:

- The power supplies of the input and output buffers are separated.
- The rise and fall times of the output buffers can be controlled by an internal regulator.
- A design rule concerning the number of buffers connected on the same power supply line has been imposed.

This noise disturbance is caused by a large number of gates switching simultaneously. To allow this without impacting the functionality of the circuit, three new features have been added:

- Decoupling capacitors are integrated directly on the silicon to reduce the power supply drop.
- A power supply network has been implemented in the matrix. This solution reduces the number of parasitic elements such as inductance and resistance and constitutes an artificial $\mathrm{V}_{\mathrm{DD}}$ and Ground plane. One mesh of the network supplies approximately 150 cells.
- A low pass filter has been added between the matrix and the input to the output buffer. This limits the transmission of the noise coming from the ground or the $\mathrm{V}_{\mathrm{DD}}$ supply of the matrix to the external world via the output buffers.
Absolute MaximumRatings
Max Supply Core Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) ..... 3.6 V
Max Supply Periphery Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) ..... 5.5 V
InputVoltage $\left(\mathrm{V}_{\mathbb{I N}}\right) \mathrm{V}_{\mathrm{DD}}$ ..... $+0.5 \mathrm{~V}$
5V Tolerant/Compliant V ${ }_{\text {DD5 }}$ ..... $+0.5 \mathrm{~V}$
Storage Temperature ..... $-65^{\circ}$ to $150^{\circ} \mathrm{C}$
Operating Ambient Temperature ..... $-55^{\circ}$ to $125^{\circ} \mathrm{C}$
Recommended$V_{D D}$$2.5 \mathrm{~V} \pm 5 \%$ or 3.3 V
Operating Range
Operating Temperature
Commercial ..... $0^{\circ}$ to $70^{\circ} \mathrm{C}$
Industrial ..... $-40^{\circ}$ to $85^{\circ} \mathrm{C}$


## DC Characteristics

2.5V

Specified at VDD $=+2.5 \mathrm{~V}$

| Symbol | Parameter | Buffer | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA | Operating Temperature | All | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| VDD | Supply Voltage | All | 2.3 | 2.5 | 2.7 | V |  |
| ІІн | High level input current | cMOS |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=\mathrm{VDD}, \mathrm{V} D \mathrm{CD}=\mathrm{VdD}($ max $)$ |
|  |  | PCI |  |  | 10 |  |  |
| IIL | Low Level input current | cmos | -10 |  |  | $\mu \mathrm{A}$ | $\mathrm{VIN}=\mathrm{Vss}, \mathrm{VdD}=\mathrm{VDD}(\mathrm{max})$ |
|  |  | PCI |  |  |  |  |  |
| loz | High-Impedance State Output Current | All | -10 |  | 10 | $\mu \mathrm{A}$ | VIN = VDD or Vss, <br> Vdd = Vdd (max), No Pull-up |
| los | Output short-circuit current | PO11 |  | 9 |  | mA | $\begin{aligned} & \text { Vout }=\text { VDD,VDD }=\text { VDD }(\max ) \\ & \text { Vout }=\text { VSS, VDD }=\text { VDD }(\max ) \end{aligned}$ |
|  |  | PO11 |  | 6 |  |  |  |
| VIH | High-level InputVoltage | cmos | $\begin{gathered} 0.7 \mathrm{VDD} \\ 0.475 \mathrm{VDD} \\ 0.7 \mathrm{VDD} \end{gathered}$ |  |  | V |  |
|  |  | PCI |  |  |  |  |  |
|  |  | CMOS Schmitt |  | 1.5 |  |  |  |
| VIL | Low-Level InputVoltage | CMOS |  |  | 0.3 VDD | V |  |
|  |  | PCI |  |  | 0.325Vdd |  |  |
|  |  | CMOS Schmitt |  | 1.0 | 0.3VDD |  |  |
| Vhys | Hysteresis | CMOS Schmitt |  | 0.5 |  | V |  |
| Vor | High-Level output voltage | PO11 | 0.7 VdD <br> 0.9 VDD |  |  | V | $\begin{gathered} \mathrm{IOH}=1.4 \mathrm{~mA}, \mathrm{VDD}=\mathrm{VDD}(\mathrm{~min}) \\ \mathrm{IOH}=-500 \mu \mathrm{~A} \end{gathered}$ |
|  |  | PCI |  |  |  |  |  |
| Vol | Low-Level output voltage | PO11 |  |  |  | V | $\begin{gathered} \mathrm{IOL}=1.4 \mathrm{~mA}, \mathrm{VDD}=\mathrm{VDD}(\mathrm{~min}) \\ \mathrm{IOL}=1.5 \mathrm{~mA} \end{gathered}$ |
|  |  | PCI |  |  | 0.1VDD |  |  |

3.3V

Specified at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}$

| Symbol | Parameter | Buffer | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA | Operating Temperature | All | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| $V_{D D}$ | Supply Voltage | All | 3.0 | 3.3 | 3.6 | V |  |
| IIH | High level input current | CMOS |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=\mathrm{VDD}, \mathrm{V} D \mathrm{D}=\mathrm{VdD}($ max $)$ |
|  |  | PCI |  |  | 10 |  |  |
| IIL | Low Level input current | CMOS | -10 |  |  | $\mu \mathrm{A}$ | $\mathrm{VIN}=\mathrm{Vss}, \mathrm{VdD}=\mathrm{VdD}(\mathrm{max})$ |
|  |  | PCI |  |  |  |  |  |
| loz | High-Impedance State Output Current | All | -10 |  | 10 | $\mu \mathrm{A}$ | VIN = VdD or Vss, <br> Vdd = Vdd (max), No Pull-up |
| Ios | Output short-circuit current | PO11 |  | 14 |  | mA | $\begin{aligned} & \text { VOUT }=\text { VDD,VDD }=\text { VDD }(\max ) \\ & \text { VOUT }=\text { VSS,VDD }=\text { VDD }(\max ) \end{aligned}$ |
|  |  | PO11 |  | -9 |  |  |  |
| VIH | High-level InputVoltage | CMOS, LVTTL | $\begin{gathered} \hline 2.0 \\ 0.475 \mathrm{VDD} \\ 2.0 \end{gathered}$ | 1.7 |  | V |  |
|  |  | PCI |  |  |  |  |  |
|  |  | CMOS Schmitt |  |  |  |  |  |
| VIL | Low-Level InputVoltage | CMOS |  |  | 0.8 | V |  |
|  |  | PCI |  |  | 0.325VdD |  |  |
|  |  | CMOS/TTL-level Schmitt |  | 1.1 |  |  |  |
| Vhys | Hysteresis | TTL-level Schmitt |  | 0.6 |  | V |  |
| Vor | High-Level output voltage | PO11 | 0.7 VdD <br> 0.9 VDD |  |  | V | $\begin{gathered} \mathrm{IOH}=2 \mathrm{~mA}, \mathrm{VDD}=\mathrm{VDD}(\mathrm{~min}) \\ \mathrm{IOH}=-500 \mu \mathrm{~A} \end{gathered}$ |
|  |  | PCI |  |  |  |  |  |
| Vol | Low-Level output voltage | $\begin{gathered} \text { PO11 } \\ \hline \mathrm{PCI} \end{gathered}$ |  |  | $\begin{gathered} 0.4 \\ 0.1 \mathrm{VDD} \end{gathered}$ | V | $\begin{gathered} \mathrm{IOL}=2 \mathrm{~mA}, \mathrm{VDD}=\mathrm{VDD}(\mathrm{~min}) \\ \mathrm{lOL}=1.5 \mathrm{~mA} \end{gathered}$ |


| Symbol | Parameter | Buffer | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA | Operating Temperature | All | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| VDD | Supply Voltage | 5V Tolerant | 3.0 | 3.3 | 3.6 | V |  |
| VdD5 | SupplyVoltage | 5V Compliant | 4.5 | 5.0 | 5.5 | V |  |
| IIH | High level input current | CMOS |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=\mathrm{V} D \mathrm{D}, \mathrm{V} \mathrm{dD}=\mathrm{VdD}(\mathrm{max})$ |
|  |  | PCI |  |  | 10 |  |  |
| IIL | Low Level input current | CMOS | -10 |  |  | $\mu \mathrm{A}$ | $\mathrm{VIN}=\mathrm{Vss}, \mathrm{VdD}=\mathrm{VdD}(\mathrm{max})$ |
|  |  | PCI |  |  |  |  |  |
| Ioz | High-Impedance State Output Current | All | -10 |  | 10 | $\mu \mathrm{A}$ | VIN = VdD or Vss, <br> Vdd = Vdd (max), No Pull-up |
| Ios | Output short-circuit current | PO11V |  |  |  | mA | $\begin{aligned} & \text { VOUT }=\text { VDD,VDD }=\text { VDD }(\max ) \\ & \text { VOUT }=\text { VSS,VDD }=\text { VDD }(\max ) \end{aligned}$ |
|  |  | PO11V |  | -7 |  |  |  |
| VIH | High-level InputVoltage | PICV, PICV5 | $\begin{gathered} 2.0 \\ 0.475 \mathrm{VDD} \\ 2.0 \end{gathered}$ | 5.0 | 5.5 | V |  |
|  |  | PCI |  | 5.0 | 5.5 |  |  |
|  |  | CMOS/TTL-level Schmitt |  | 1.7 |  |  |  |
| VIL | Low-Level InputVoltage | PICV, PICV5 |  | 0.5 VDD | 0.8 | V |  |
|  |  | PCI |  |  | 0.325 VDD |  |  |
|  |  | CMOS/TTL-level Schmitt |  | 1.1 |  |  |  |
| Vhys | Hysteresis | TTL-level Schmitt |  | 0.6 |  | V |  |
| Vor | High-Level output voltage | PO11V | $\begin{aligned} & 0.7 \mathrm{VDD} \\ & 0.7 \mathrm{VDD5} \end{aligned}$ |  |  | V | $\begin{aligned} & \mathrm{IOH}=-1.7 \mathrm{~mA} \\ & \mathrm{IOH}=-1.7 \mathrm{~mA} \end{aligned}$ |
|  |  | PO11V5 |  |  |  |  |  |
| Vol | Low-Level output voltage | PO11V |  |  | 0.5 | V | $\mathrm{IOL}=1.7 \mathrm{~mA}$ |
|  |  | PO11V5 |  |  | 0.5 |  |  |

## I/O Buffer

| Symbol | Parameter | Typ | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| C IN | Capacitance, Input Buffer (Die) | 2.4 | pF | 3.3 V |
| C out | Capacitance, Output Buffer (Die) | 5.6 | pF | 3.3 V |
| C ॥/ O | Capacitance, Bidirectional | 6.6 | pF | 3.3 V |

## Atmel Sales Offices

## France

3, Avenue du Centre
78054 St.-Quentin-en-Yvelines
Cedex
France
Tel: 33130607000
Fax: 33130607111

## Germany

Erfurter Strasse 31
85386 Eching
Germany
Tel: 4989319700
Fax: 49893194621
Kruppstrasse 6
45128 Essen
Germany
Tel: 49201247300
Fax: 492012473047
Theresienstrasse 2
74072 Heilbronn
Germany
Tel: 497131673636
Fax: 497131673163

## Italy

Via Grosio, 10/8
20151 Milano
Italy
Tel: 390238037-1
Fax: 390238037-234

## Spain

Principe de Vergara, 112
28002 Madrid
Spain
Tel: 34915645181
Fax: 34915627514

## Sweden

Kavallerivaegen 24, Rissne 17402 Sundbyberg
Sweden
Tel: 46858748800
Fax: 46858748850

## United Kingdom

Easthampstead Road
Bracknell, Berkshire RG12 1LX
United Kingdom
Tel: 441344707300
Fax: 441344427371

## USA

2325 Orchard Parkway
San Jose
California 95131
USA-California
Tel: 14084410311
Fax: 14084364200
1465 Route 31, 5th Floor
Annandale
New Jersey 08801
USA-New Jersey
Tel: 19088485208
Fax: 19088485232

## Hong Kong

77 Mody Rd., Tsimshatsui East, Rm. 1219
East Kowloon
Hong Kong
Tel: 85223789789
Fax: 85223755733

## Korea

Ste.605,Singsong Bldg. Young-deungpo-ku
150-010 Seoul
Korea
Tel: 8227851136
Fax: 8227851137

## Singapore

25 Tampines Street 92
Singapore 528877
Rep. of Singapore
Tel: 652608223
Fax: 657879819

## Taiwan

Wen Hwa 2 Road, Lin Kou
Hsiang
244 Taipei Hsien 244
Taiwan, R.O.C
Tel: 886226095581
Fax: 886226002735

## Japan

1-24-8 Shinkawa, Chuo-Ku
104-0033 Tokyo
Japan
Tel: 81335233551
Fax: 81335237581

Web site<br>http://www.atmel-wm.com

## © Atmel Nantes SA, 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

