SLAS232A - JUNE1999 - REVISED JULY 2002

- Four 8-Bit D/A Converters
- **Programmable Settling Time** of 2.5 μs or 8.5 μs Typ
- TMS320, (Q)SPI™, and Microwire™ Compatible Serial Interface
- **Low Power Consumption:** 7 mW, Slow Mode - 5-V Supply 3 mW, Slow Mode - 3-V Supply
- **Reference Input Buffers**
- **Monotonic Over Temperature**
- Dual 2.7-V to 5.5-V Supply (Separate Digital and Analog Supplies)

description

The TLV5627 is a four channel, 8-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The 4-wire serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5627 is programmed with a 16-bit serial word comprised of a DAC address, individual DAC control bits, and an 8-bit DAC value.


The device has provision for two supplies: one digital supply for the serial interface (via pins DV_{DD} and DGND), and one for the DACs,

- **Hardware Power Down**
- **Software Power Down**
- Simultaneous Update

applications

- **Battery Powered Test Instruments**
- **Digital Offset and Gain Adjustment**
- **Industrial Process Controls**
- **Machine and Motion Control Devices**
- **Arbitrary Waveform Generation**

D OR PW PACKAGE (TOP VIEW)



reference buffers and output buffers (via pins AVDD and AGND). Each supply is independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical application where the DAC will be controlled via a microprocessor operating on a 3-V supply (also used on pins DV_{DD} and DGND), with the DACs operating on a 5-V supply. The digital and analog supplies can be tied together.

The resistor string output voltage is buffered by an x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode make it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow DACs A and B to have a different reference voltage than DACs C and D.

The device, implemented with a CMOS process, is available in 16-terminal SOIC and TSSOP packages. The TLV5627C is characterized for operation from 0°C to 70°C. The TLV5627I is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.



AVAILABLE OPTIONS

	PACE	(AGE
TA	SOIC (D)	TSSOP (PW)
0°C to 70°C	TLV5627CD	TLV5627CPW
-40°C to 85°C	TLV5627ID	TLV5627IPW

functional block diagram





SLAS232A - JUNE1999 - REVISED JULY 2002

Terminal Functions

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	9		Analog ground
AV_{DD}	16		Analog supply
CS	6	_	Chip select. This terminal is active low.
DGND	8		Digital ground
DIN	4	ı	Serial data input
DV_{DD}	1		Digital supply
FS	7	I	Frame sync input. The falling edge of the frame sync pulse indicates the start of a serial data frame shifted out to the TLV5627.
PD	2	I	Power-down pin. Powers down all DACs (overriding their individual power down settings), and all output stages. This terminal is active low.
LDAC	3	I	Load DAC. When the LDAC signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is low.
REFINAB	15	I	Voltage reference input for DACs A and B.
REFINCD	10	I	Voltage reference input for DACs C and D.
SCLK	5	I	Serial clock input
OUTA	14	0	DAC A output
OUTB	13	0	DAC B output
OUTC	12	0	DAC C output
OUTD	11	0	DAC D output

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, (DV _{DD} , AV _{DD} to GND)	7 V
Supply voltage difference, (AV _{DD} to DV _{DD})	2.8 V to 2.8 V
Digital input voltage range	0.3 V to DV _{DD} + 0.3 V
Reference input voltage range	\dots -0.3 V to AV _{DD} + 0.3 V
Operating free-air temperature range, T _A : TLV5627C	0°C to 70°C
TLV5627I	–40°C to 85°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLAS232A - JUNE1999 - REVISED JULY 2002

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage AV DV	5-V supply	4.5	5	5.5	V
Supply voltage, AV _{DD} , DV _{DD}	3-V supply	2.7	3	3.3	V
High-level digital input voltage, VIH	$DV_{DD} = 2.7 V$	2			V
I night-level digital input voltage, VIH	$DV_{DD} = 5.5 V$	2.4			V
Low lovel digital input valtage. Vv	$DV_{DD} = 2.7 V$			0.6	V
Low-level digital input voltage, V _{IL}	$DV_{DD} = 5.5 V$			1	V
Deference voltage V ste DEFINAD DEFINED terminal	5-V supply (see Note 1)	0	2.048	AV _{DD} -1.5	V
Reference voltage, V _{ref} to REFINAB, REFINCD terminal	3-V supply (see Note 1)	0	1.024	AV _{DD} -1.5	V
Load resistance, R _L		2	10		kΩ
Load capacitance, C _L				100	pF
Serial clock rate, SCLK			20	MHz	
Operating free air temperature	TLV5627C			70	°C
Operating free-air temperature	TLV5627I	-40		85	C

NOTE 1: Voltages greater than AVDD/2 will cause output saturation for large DAC codes.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

static DAC specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		8			bits
	Integral nonlinearity (INL), end point adjusted	See Note 2		±0.3	±0.5	LSB
	Differential nonlinearity (DNL)	See Note 3		±0.03	±0.5	LSB
Ezs	Zero scale error (offset error at zero scale)	See Note 4			±10	mV
	Zero scale error temperature coefficient	See Note 5		10		ppm/°C
EG	Gain error	See Note 6			±0.6	%of FS voltage
	Gain error temperature coefficient	See Note 7		10		ppm/°C

- NOTES: 2. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
 - 3. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
 - 4. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

 - Zero-scale-error temperature coefficient is given by: E_Z TC = [E_Z (T_{max}) E_Z (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).
 Gain error is the deviation from the ideal output (2V_{ref} 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error.
 Gain temperature coefficient is given by: E_G TC = [E_G(T_{max}) E_G (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).



SLAS232A - JUNE1999 - REVISED JULY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

individual DAC output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Voltage output	$R_L = 10 \text{ k}\Omega$	0		AV _{DD} -0.4	V
	Output load regulation accuracy	$R_L = 2 \text{ k}\Omega \text{ vs } 10 \text{ k}\Omega$		0.1	0.25	% of FS voltage

reference input (REFINAB, REFINCD)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
٧ _I	Input voltage range	See Note 8		0		AV _{DD} -1.5	V	
Rį	Input resistance				10		MΩ	
Cl	Input capacitance				5		pF	
	Reference feed through	REFIN = 1 V _{pp} at 1 kHz + 1.024 V dc (see Note 9)			-75		dB	
	Reference input bandwidth	PEEIN - 0.2 V	Slow		0.5		MHz	
	Reference input bandwidth	REFIN = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$	Fast		1		IVITIZ	

NOTES: 8. Reference input voltages greater than VDD/2 will cause output saturation for large DAC codes.

9. Reference feedthrough is measured at the DAC output with an input code = 000 hex and a V_{ref(REFINAB} or REFINCD) input = 1.024 Vdc + 1 V_{pp} at 1 kHz.

digital inputs (D0-D11, $\overline{\text{CS}}$, WEB, $\overline{\text{LDAC}}$, $\overline{\text{PD}}$)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lн	High-level digital input current	$V_I = DV_{DD}$			±1	μΑ
I _Ι L	Low-level digital input current	V _I = 0 V			±1	μΑ
Cl	Input capacitance			3	, and the second	pF

power supply

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
			5-V supply, No load, Clock running	Slow		1.4	2.2	A	
,	Dower cumply current		5-V supply, No load, Clock fulllling	Fast		3.5	5.5	mA	
IDD	Power supply current		2 Vounnis No load Clock running	Slow		1	1.5	mA	
			3-V supply, No load, Clock running	Fast		3	4.5	IIIA	
	Power down supply current, S	See Figure 12				1		μΑ	
PSRR	Danier annum li maia atian matia	Zero scale gain	See Notes 10 and 11			-68	·	dB	
FSKK	Power supply rejection ratio	Gain	See Notes to and 11			-68		uБ	

^{10.} Zero-scale-error rejection ratio (EZS–RR) is measured by varying the AV_{DD} from 5 ±0.5 V and 3 ±0.3 V dc, and measuring the proportion of this signal imposed on the zero-code output voltage.



^{11.} Gain-error rejection ratio (EG-RR) is measured by varying the AV_{DD} from 5 ±0.5 V and 3 ±0.3 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.

SLAS232A - JUNE1999 - REVISED JULY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

analog output dynamic performance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Output alou rata	$C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega,$	Fast		5		V/μs
SK	Output slew rate	V _O = 10% to 90%, V _{ref} = 2.048 V, 1024 V	Slow		1		V/μs
	Output potition time	To ± 0.1 LSB, $C_L = 100$ pF,	Fast		2.5	4	
t _S	Output settling time	$R_L = 10 \text{ k}\Omega$, See Notes 12 and 14	Slow		8.5	18	μs
	Output settling time, code to code	To ± 0.1 LSB, $C_L = 100$ pF,	Fast		1		
ts(c)	Output settling time, code to code	$R_L = 10 \text{ k}\Omega$, See Notes 13 and 14	Slow		2		μs
	Glitch energy	Code transition from 7F0 to 800			10		nV-sec
SNR	Signal-to-noise ratio	Sinewave generated by DAC,			57		
S/(N+D)	Signal to noise + distortion	Reference voltage = 1.024 at 3 V and 2		49			
THD	Total harmonic distortion	f _S = 400 KSPS, f _{OUT} = 1.1 kHz sinew		-50		dB	
SFDR	Spurious free dynamic range	$C_L = 100 \text{ pF}, \qquad R_L = 10 \text{ k}\Omega, \qquad \text{BW}$		60			

NOTES: 12. Settling time is the time for the output signal to remain within \pm 0.1 LSB of the final measured value for a digital input code change of 0x020 to 0xFF0 or 0xFF0 to 0x020.

digital input timing requirements

		MIN	NOM	MAX	UNIT
t _{su(CS-FS)}	Setup time, CS low before FS↓	10			ns
t _{su(FS-CK)}	Setup time, FS low before first negative SCLK edge	8			ns
t _{su(C16-FS)}	Setup time, sixteenth negative SCLK edge after FS low on which bit D0 is sampled before rising edge of FS	10			ns
tsu(C16–CS)	Setup time. The first positive SCLK edge after D0 is sampled before \overline{CS} rising edge. If FS is used instead of the SCLK positive edge to update the DAC, then the setup time is between the FS rising edge and \overline{CS} rising edge.	10			ns
t _{wH}	Pulse duration, SCLK high	25			ns
t _W L	Pulse duration, SCLK low	25			ns
t _{su(D)}	Setup time, data ready before SCLK falling edge	8			ns
th(D)	Hold time, data held valid after SCLK falling edge	5			ns
twH(FS)	Pulse duration, FS high	20			ns



^{13.} Settling time is the time for the output signal to remain within \pm 0.1 LSB of the final measured value for a digital input code change of one count.

^{14.} Limits are ensured by design and characterization, but are not production tested.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Timing Diagram

TYPICAL CHARACTERISTICS








Figure 4




Figure 3







Figure 5




TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS

TOTAL HARMONIC DISTORTION AND NOISE **FREQUENCY** THD - Total Harmonic Distortion And Noise - dB $V_{ref} = 1 V dc + 1 V p/p Sinewave,$ Output Full Scale -10 -20 -30 -40 -50 Fast Mode -60 -70 -80 0 5 10 20 30 50 100 f - Frequency - kHz

Figure 10



SUPPLY CURRENT





TYPICAL CHARACTERISTICS

DIFFERENTIAL NONLINEARITY vs DIGITAL OUTPUT CODE




Figure 13

INTEGRAL NONLINEARITY vs




Figure 14

APPLICATION INFORMATION

general function

The TLV5627 is an 8-bit single supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power-down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) is given by:

2 REF
$$\frac{\text{CODE}}{2^n}$$
 [V]

Where REF is the reference voltage and CODE is the digital input value within the range of 0_{10} to 2^n –1, where n=8 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data format* section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

serial interface

The device has to be enabled with $\overline{\text{CS}}$ set to low. A falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new level

The serial interface of the TLV5627 can be used in two basic modes:

- Four wire (with chip select)
- Three wire (without chip select)

Using chip select (four-wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). The interface is compatible with the TMS320 family. Figure 15 shows an example with two TLV5627s connected directly to a TMS320 DSP.





Figure 15. TMS320 Interface



APPLICATION INFORMATION

serial interface (continued)

If there is no need to have more than one device on the serial bus, then \overline{CS} can be tied low. Figure 16 shows an example of how to connect the TLV5627 to a TMS320, SPI, or Microwire port using only three pins.






Figure 16. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5627. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the sixteenth falling clock edge.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{SCLKmax} = \frac{1}{t_{wH(min)} + t_{wL(min)}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{UPDATEmax} = \frac{1}{16 \left(t_{wH(min)} + t_{wL(min)}\right)} = 1.25 \text{ MHz}$$

The maximum update rate is a theoretical value for the serial interface since the settling time of the TLV5627 has to be considered also.

data format

The 16-bit data word for the TLV5627 consists of two parts:

Control bits (D15...D12)
 New DAC value (D11...D0)

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Γ	A1	A0	PWR	SPD		New DAC value (8 bits)					0	0	0	0		

SPD: Speed control bit. $1 \rightarrow \text{fast mode}$ $0 \rightarrow \text{slow mode}$ PWR: Power control bit. $1 \rightarrow \text{power down}$ $0 \rightarrow \text{normal operation}$

APPLICATION INFORMATION

In power-down mode, all amplifiers within the TLV5627 are disabled. A particular DAC (A, B, C, D) of the TLV5627 is selected by A1 and A0 within the input word.

A1	A0	DAC
0	0	А
0	1	В
1	0	С
1	1	D

TLV5627 interfaced to TMS320C203 DSP

hardware interfacing

Figure 17 shows an example of how to connect the TLV5627 to a TMS320C203 DSP. The serial port is configured in burst mode, with FSX generated by the TMS320C203 to provide the frame sync (FS) input to the TLV5627. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The general-purpose input/output port bits IO0 and IO1 are used to generate the chip select (\overline{CS}) and DAC latch update (\overline{LDAC}) inputs to the TLV5627. The active low power down (\overline{PD}) is pulled high all the time to ensure the DACs are enabled.




Figure 17. TLV5627 Interfaced with TMS320C203



APPLICATION INFORMATION

TLV5627 interfaced to MCS®51 microcontroller

hardware interfacing

Figure 18 shows an example of how to connect the TLV5627 to an MCS $^{\circledR}$ 51 Microcontroller. The serial DAC input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the $\overline{\text{TxD}}$ line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the DAC latch update ($\overline{\text{LDAC}}$), chip select ($\overline{\text{CS}}$) and frame sync (FS) signals for the TLV5627. The active low power down pin ($\overline{\text{PD}}$) of the TLV5627 is pulled high to ensure that the DACs are enabled.




Figure 18. TLV5627 Interfaced with MCS[®]51

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 19.




Figure 19. Effect of Negative Offset (single supply)

MCS is a registered trademark of Intel Corporation.



APPLICATION INFORMATION

linearity, offset, and gain error using single ended supplies (continued)

The offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

power-supply bypassing and ground management

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane, making sure that analog ground currents are well-managed and there are negligible voltage drops across the ground plane.

A 0.1- μ F ceramic-capacitor bypass should be connected between V_{DD} and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog supply from the digital power supply.

Figure 20 shows the ground plane layout and bypassing technique.




Figure 20. Power-Supply Bypassing




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated