TDA4856

FEATURES

Concept features

- Full horizontal plus vertical autosync capability
- Extended horizontal frequency range from 15 to 130 kHz
- Comprehensive set of I²C-bus driven geometry adjustments and functions, including standby mode
- · Very good vertical linearity
- · Moire cancellation
- Start-up and switch-off sequence for safe operation of all power components
- · X-ray protection
- · Power dip recognition
- Flexible switched mode B+ supply function block for feedback and feed forward converter
- · Internally stabilized voltage reference
- Drive signal for focus amplifiers with combined horizontal and vertical parabola waveforms
- DC controllable inputs for Extremely High Tension (EHT) compensation
- · SDIP32 package.

Synchronization

- Can handle all sync signals (horizontal, vertical, composite and sync-on-video)
- Output for video clamping (leading/trailing edge selectable by the I²C-bus), vertical blanking and protection blanking
- Output for fast unlock status of horizontal synchronization and blanking on grid 1 of picture tube.

Horizontal section

- I²C-bus controllable wide range linear picture position, pin unbalance and parallelogram correction via horizontal phase
- Frequency-locked loop for smooth catching of horizontal frequency
- Simple frequency preset of f_{min} and f_{max} by external resistors
- Low jitter
- Soft start for horizontal and B+ control drive signals.



Vertical section

- 1²C-bus controllable vertical picture size, picture position, linearity (S-correction) and linearity balance
- Output for the I²C-bus controllable vertical sawtooth and parabola (for pin unbalance and parallelogram)
- Vertical picture size independent of frequency
- Differential current outputs for DC coupling to vertical booster
- 50 to 160 Hz vertical autosync range.

East-West (EW) section

- I²C-bus controllable output for horizontal pincushion, horizontal size, corner and trapezium correction
- Optional tracking of EW drive waveform with line frequency selectable by the I²C-bus.

Focus section

- I²C-bus controllable output for horizontal and vertical parabolas
- Vertical parabola is independent of frequency and tracks with vertical adjustments
- · Horizontal parabola independent of frequency
- · Adjustable pre-correction of delay in focus output stage.

TDA4856

GENERAL DESCRIPTION

The TDA4856 is a high performance and efficient solution for autosync monitors. All functions are controllable by the I^2C -bus.

The TDA4856 provides synchronization processing, horizontal and vertical synchronization with full autosync capability and very short settling times after mode changes. External power components are given a great deal of protection. The IC generates the drive waveforms for DC-coupled vertical boosters such as the TDA486x and TDA835x.

The TDA4856 provides extended functions e.g. as a flexible B+ control, an extensive set of geometry control facilities, and a combined output for horizontal and vertical focus signals.

Together with the I²C-bus driven Philips TDA488x video processor family, a very advanced system solution is offered.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage	9.2	_	16	٧
Icc	supply current]	70	_	mA
I _{CC(stb)}	supply current during standby mode	 -	9	-	mA
VSIZE	vertical size	60	-	100	%
VGA	VGA overscan for vertical size	-	16.8	_	%
VPOS	vertical position	-	±11.5	-	%
VLIN	vertical linearity (S-correction)	-2	_	-4 6	%
VLINBAL	vertical linearity balance	_	±1.25	_	%
V _{HSIZE}	horizontal size	0.13		3.6	v
V _{HPIN}	horizontal pincushion (EW parabola)	0.04	_	1.42	٧
V _{HEHT}	horizontal size modulation	0.02	_	0.69	>
V_{HTRAP}	horizontal trapezium correction	-	±0.5	_	٧
V _{HCORT}	horizontal corner correction at top of picture	-0.64	-	+0.2	٧
V _{HCORB}	horizontal corner correction at bottom of picture	-0.64	_	+0.2	>
HPOS	horizontal position	-	±13	-	%
HPARAL	horizontal parallelogram	-	±1.5	-	%
HPINBAL	EW pin unbalance]-	±1.5	-	%
T _{amb}	operating ambient temperature	-20	_	+70	°C

ORDERING INFORMATION

TYPE	PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION	
TDA4856	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1	

TDA4856

BLOCK DIAGRAM




1999 Jul 13

TDA4856

PINNING

SYMBOL	PIN	DESCRIPTION
HFLB	1	horizontal flyback input
XRAY	2	X-ray protection input
BOP	3	B+ control OTA output
BSENS	4	B+ control comparator input
BIN	5	B+ control OTA input
BDRV	6	B+ control driver output
PGND	7	power ground
HDRV	8	horizontal driver output
XSEL	9	select input for X-ray reset
Vcc	10	supply voltage
EWDRV	11	EW waveform output
VOUT2	12	vertical output 2 (ascending sawtooth)
VOUT1	13	vertical output 1 (descending sawtooth)
VSYNC	14	vertical synchronization input
HSYNC	15	horizontal/composite synchronization input
CLBL	16	video clamping pulse/vertical blanking output
HUNLOCK	17	horizontal synchronization unlock/protection/vertical blanking output
SCL	18	I ² C-bus clock input
SDA	19	I ² C-bus data input/output
ASCOR	20	output for asymmetric EW corrections
VSMOD	21	input for EHT compensation (via vertical size)
VAGC	22	external capacitor for vertical amplitude control
VREF	23	external resistor for vertical oscillator
VCAP	24	external capacitor for vertical oscillator
SGND	25	signal ground
HPLL1	26	external filter for PLL1
HBUF	27	buffered f/v voltage output
HREF	28	reference current for horizontal oscillator
HCAP	29	external capacitor for horizontal oscillator
HPLL2	30	external filter for PLL2/soft start
HSMOD	31	input for EHT compensation (via horizontal size)
FOCUS	32	output for horizontal and vertical focus

TDA4856



FUNCTIONAL DESCRIPTION

Horizontal sync separator and polarity correction

HSYNC (pin 15) is the input for horizontal synchronization signals, which can be DC-coupled TTL signals (horizontal or composite sync) and AC-coupled negative-going video sync signals. Video syncs are clamped to 1.28 V and sliced at 1.4 V. This results in a fixed absolute slicing level of 120 mV related to top sync.

For DC-coupled TTL signals the input clamping current is limited. The slicing level for TTL signals is 1.4 V.

The separated sync signal (either video or TTL) is integrated on an internal capacitor to detect and normalize the sync polarity.

Normalized horizontal sync pulses are used as input signals for the vertical sync integrator, the PLL1 phase detector and the frequency-locked loop.

Vertical sync integrator

Normalized composite sync signals from HSYNC are integrated on an internal capacitor in order to extract vertical sync pulses. The integration time is dependent on the horizontal oscillator reference current at HREF (pin 28). The integrator output directly triggers the vertical oscillator.

Vertical sync slicer and polarity correction

Vertical sync signals (TTL) applied to VSYNC (pin 14) are sliced at 1.4 V. The output signal of the sync slicer is integrated on an internal capacitor to detect and normalize the sync polarity. The output signals of vertical sync integrator and sync normalizer are disjuncted before they are fed to the vertical oscillator.

Video clamping/vertical blanking generator

The video clamping/vertical blanking signal at CLBL (pin 16) is a two-level sandcastle pulse which is especially suitable for video ICs such as the TDA488x family, but also for direct applications in video output stages.

The upper level is the video clamping pulse, which is triggered by the horizontal sync pulse. Either the leading or trailing edge can be selected by setting control bit CLAMP via the I²C-bus. The width of the video clamping pulse is determined by an internal single-shot multivibrator.

The lower level of the sandcastle pulse is the vertical blanking pulse, which is derived directly from the internal oscillator waveform. It is started by the vertical sync and stopped with the start of the vertical scan. This results in optimum vertical blanking. Two different vertical blanking times are accessible, by control bit VBLK, via the I²C-bus.

Blanking will be activated continuously if one of the following conditions is true:

Soft start of horizontal and B+ drive [voltage at HPLL2 (pin 30) pulled down externally or by the I²C-bus]

PLL1 is unlocked while frequency-locked loop is in search mode

No horizontal flyback pulses at HFLB (pin 1)

X-ray protection is activated

Supply voltage at V_{CC} (pin 10) is low (see Fig.24).

Horizontal unlock blanking can be switched off, by control bit BLKDIS, via the I²C-bus while vertical blanking is maintained.

1999 Jul 13

6

TDA4856

Frequency-locked loop

The frequency-locked loop can lock the horizontal oscillator over a wide frequency range. This is achieved by a combined search and PLL operation. The frequency range is preset by two external resistors and the

recommended maximum ratio is
$$\frac{f_{max}}{f_{min}} = \frac{6.5}{1}$$

This can, for instance, be a range from 15.625 to 90 kHz with all tolerances included.

Without a horizontal sync signal the oscillator will be free-running at f_{min}. Any change of sync conditions is detected by the internal coincidence detector. A deviation of more than 4% between horizontal sync and oscillator frequency switches the horizontal section into search mode. This means that PLL1 control currents are switched off immediately. The internal frequency detector then starts tuning the oscillator. Very small DC currents at HPLL1 (pin 26) are used to perform this tuning with a well defined change rate. When coincidence between horizontal sync and oscillator frequency is detected, the search mode is first replaced by a soft-lock mode which lasts for the first part of the next vertical period. The soft-lock mode is then replaced by a normal PLL operation. This operation ensures smooth tuning and avoids fast changes of horizontal frequency during catching.

In this concept it is not allowed to load HPLL1. The frequency dependent voltage at this pin is fed internally to HBUF (pin 27) via a sample-and-hold and buffer stage. The sample-and-hold stage removes all disturbances caused by horizontal sync or composite vertical sync from the buffered voltage. An external resistor connected between pins HBUF and HREF defines the frequency range.

Out-of-lock indication (pin HUNLOCK)

Pin HUNLOCK is floating during search mode, or if a protection condition is true. All this can be detected by the microcontroller if a pull-up resistor is connected to its own supply voltage.

For an additional fast vertical blanking at grid 1 of the picture tube a 1 V signal referenced to ground is available at this output. The continuous protection blanking (see Section "Video clamping/vertical blanking generator") is also available at this pin. Horizontal unlock blanking can be switched off, by control bit BLKDIS via the I²C-bus while vertical blanking is maintained.

Horizontal oscillator

The horizontal oscillator is of the relaxation type and requires a capacitor of 10 nF at HCAP (pin 29). For optimum jitter performance the value of 10 nF must not be changed.

The minimum oscillator frequency is determined by a resistor from HREF to ground. A resistor connected between pins HREF and HBUF defines the frequency range.

The reference current at pin HREF also defines the integration time constant of the vertical sync integration.

Calculation of line frequency range

The oscillator frequencies f_{min} and f_{max} must first be calculated. This is achieved by adding the spread of the relevant components to the highest and lowest sync frequencies $f_{sync(min)}$ and $f_{sync(max)}$. The oscillator is driven by the currents in R_{HREF} and R_{HBUF} .

The following example is a 31.45 to 90 kHz application:

Table 1 Calculation of total spread

spread of	for f _{max}	for f _{min}
IC	±3%	±5%
C _{HCAP}	±2%	±2%
R _{HREF} , R _{HBUF}	±2%	±2%
Total	±7%	±9%

Thus the typical frequency range of the oscillator in this example is:

$$f_{\text{max}} = f_{\text{sync(max)}} \times 1.07 = 96.3 \text{ kHz}$$

$$f_{min} = \frac{f_{sync(min)}}{1.09} = 28.4 \text{ kHz}$$

The resistors R_{HREF} and R_{HBUFpar} can be calculated using the following formulae:

$$R_{HREF} = \frac{78 \times kHz \times k\Omega}{f_{min} + 0.0012 \times f_{min}^{2}[kHz]} = 2.61 \text{ k}\Omega$$

$$R_{\text{HBUFpar}} = \frac{78 \times \text{kHz} \times \text{k}\Omega}{f_{\text{max}} + 0.0012 \times f_{\text{max}}^2 [\text{kHz}]} = 726 \ \Omega \ .$$

The resistor $R_{\mbox{\scriptsize HBUFpar}}$ is calculated as the value of $R_{\mbox{\scriptsize HREF}}$ and $R_{\mbox{\scriptsize HBUF}}$ in parallel.

TDA4856

The formulae for R_{HBUF} also takes into account the voltage swing across this resistor:

$$R_{\text{HBUF}} = \frac{R_{\text{HREF}} \times R_{\text{HBUFpar}}}{R_{\text{HREF}} - R_{\text{HBUFpar}}} \times 0.8 = 805 \ \Omega$$

PLL1 phase detector

The phase detector is a standard type using switched current sources, which are independent of horizontal frequency. It compares the middle of horizontal sync with a fixed point on the oscillator sawtooth voltage. The PLL1 loop filter is connected to HPLL1 (pin 26).

See also Section "Horizontal position adjustment and corrections".

Horizontal position adjustment and corrections

A linear adjustment of the relative phase between the horizontal sync and the oscillator sawtooth (in PLL1 loop) is achieved via register HPOS. Once adjusted, the relative phase remains constant over the whole frequency range.

Correction of pin unbalance and parallelogram is achieved by modulating the phase between oscillator sawtooth and horizontal flyback (in loop PLL2) via registers HPARAL and HPINBAL. If those asymmetric EW corrections are performed in the deflection stage, both registers can be disconnected from the horizontal phase via control bit ACD. This does not change the output at pin ASCOR.

Horizontal moire cancellation

To achieve a cancellation of horizontal moire (also known as 'video moire'), the horizontal frequency is divided-by-two to achieve a modulation of the horizontal phase via PLL2. The amplitude is controlled by register HMOIRE. To avoid a visible structure on screen the polarity changes with half of the vertical frequency. Control bit MOD disables the moire cancellation function.

PLL2 phase detector

The PLL2 phase detector is similar to the PLL1 detector and compares the line flyback pulse at HFLB (pin 1) with the oscillator sawtooth voltage. The control currents are independent of the horizontal frequency. The PLL2 detector thus compensates for the delay in the external horizontal deflection circuit by adjusting the phase of the HDRV (pin 8) output pulse.

An external modulation of the PLL2 phase is not allowed, because this would disturb the pre-correction of the horizontal focus parabola.

Soft start and standby

If HPLL2 is pulled to ground, either by an external DC current or by resetting register SOFTST, the horizontal output pulses and B+ control driver pulses will be inhibited. This means that HDRV (pin 8) and BDRV (pin 6) are floating in this state. In both cases PLL2 and the frequency-locked loop are disabled, and CLBL (pin 16) provides a continuous blanking signal and HUNLOCK (pin 17) is floating.

This option can be used for soft start, protection and power-down modes. When pin HPLL2 is released again, an automatic soft start sequence on the horizontal drive as well as on the B-drive output will be performed (see Fig.24).

A soft start can only be performed if the supply voltage for the IC is a minimum of 8.6 V.

The soft start timing is determined by the filter capacitor at HPLL2 (pin 30), which is charged with a constant current during soft start. In the beginning the horizontal driver stage generates very small output pulses. The width of these pulses increases with the voltage at HPLL2 until the final duty cycle is reached. The voltage at HPLL2 increases further and performs a soft start at BDRV (pin 6) as well. After BDRV has reached full duty cycle, the voltage at HPLL2 continues to rise until HPLL2 enters its normal operating range. The internal charge current is now disabled. Finally PLL2 and the frequency-locked loop are activated. If both functions reach normal operation, HUNLOCK (pin 17) switches from the floating status to normal vertical blanking, and continuous blanking at CLBL (pin 16) is removed.

Output stage for line drive pulses [HDRV (pin 8)]

An open-collector output stage allows direct drive of an inverting driver transistor because of a low saturation voltage of 0.3 V at 20 mA. To protect the line deflection transistor, the output stage is disabled (floating) for a low supply voltage at V_{CC} (see Fig.23).

The duty cycle of line drive pulses is slightly dependent on the actual horizontal frequency. This ensures optimum drive conditions over the whole frequency range.

TDA4856

X-ray protection

The X-ray protection input XRAY (pin 2) provides a voltage detector with a precise threshold. If the input voltage at XRAY exceeds this threshold for a certain time, then control bit SOFTST is reset, which switches the IC into protection mode. In this mode several pins are forced into defined states:

HUNLOCK (pin 17) is floating

The capacitor connected to HPLL2 (pin 30) is discharged

Horizontal output stage (HDRV) is floating

B+ control driver stage (BDRV) is floating

CLBL provides a continuous blanking signal.

There are two different methods of restarting ways the IC:

- XSEL (pin 9) is open-circuit or connected to ground.
 The control bit SOFTST must be set to logic 1 via the l²C-bus. Then the IC returns to normal operation via soft start.
- XSEL (pin 9) is connected to V_{CC} via an external resistor. The supply voltage of the IC must be switched off for a certain period of time, before the IC can be restarted again using the standard power-on procedure.

Vertical oscillator and amplitude control

This stage is designed for fast stabilization of vertical size after changes in sync frequency conditions. The free-running frequency $f_{fr(V)}$ is determined by the resistor R_{VREF} connected to pin 23 and the capacitor C_{VCAP} connected to pin 24. The value of R_{VREF} is not only optimized for noise and linearity performance in the whole vertical and EW section, but also influences several internal references. Therefore the value of R_{VREF} must not be changed. Capacitor C_{VCAP} should be used to select the free-running frequency of the vertical oscillator in accordance with the following formula:

$$f_{fr(V)} = \frac{1}{10.8 \times R_{VREF} \times C_{VCAP}}$$

To achieve a stabilized amplitude the free-running frequency f_{fr(V)}, without adjustment, should be at least 10% lower than the minimum trigger frequency. The contributions shown in Table 2 can be assumed.

Table 2 Calculation of ffr(V) total spread

Contributing elements	
Minimum frequency offset between f _{fr(V)} and lowest trigger frequency	10%
Spread of IC	±3%
Spread of R _{VREF}	±3% ±1%
Spread of C _{VCAP}	±5%
Total	19%

Result for 50 to 160 Hz application:

$$f_{fr(V)} = \frac{50 \text{ Hz}}{1.19} = 42 \text{ Hz}$$

The AGC of the vertical oscillator can be disabled by setting control bit AGCDIS via the I²C-bus. A precise external current has to be injected into VCAP (pin 24) to obtain the correct vertical size. This special application mode can be used when the vertical sync pulses are serrated (shifted); this condition is found in some display modes, e.g. when using a 100 Hz up converter for video signals.

Application hint: VAGC (pin 22) has a high input impedance during scan. Therefore, the pin must not be loaded externally otherwise non-linearities in the vertical output currents may occur due to the changing charge current during scan.

Adjustment of vertical size, VGA overscan and EHT compensation

There are four different ways to adjust the amplitude of the differential output currents at VOUT1 and VOUT2.

- Register VGAIN changes the vertical size without affecting any other output signal of the IC. This adjustment is meant for factory alignments.
- Register VSIZE changes not only the vertical size, but also provides the correct tracking of all other related waveforms (see Section "Tracking of vertical adjustments"). This register should be used for user adjustments.
- For the VGA350 mode register VOVSCN can activate a +17% step in vertical size.
- 4. VSMOD (pin 21) can be used for a DC controlled EHT compensation of vertical size by correcting the differential output currents at VOUT1 and VOUT2. The EW waveforms, vertical focus, pin unbalance and parallelogram corrections are not affected by VSMOD.

TDA4856

Adjustment of vertical position, vertical linearity and vertical linearity balance

Register VOFFS provides a DC shift at the sawtooth outputs VOUT1 and VOUT2 (pins 13 and 12) without affecting any other output waveform. This adjustment is meant for factory alignments.

Register VPOS provides a DC shift at the sawtooth output VOUT1 and VOUT2 with correct tracking of all other related waveforms (see Section "Tracking of vertical adjustments"). This register should be used for user adjustments. Due to the tracking the whole picture moves vertically while maintaining the correct geometry.

Register VLIN is used to adjust the amount of the vertical S-correction in the output signal. This function can be switched off by control bit VSC.

Register VLINBAL is used to correct the unbalance of vertical S-correction in the output signal.

Tracking of vertical adjustments

The adjustments via registers VSIZE, VOVSCN and VPOS also affect the waveforms of horizontal pincushion, vertical linearity (S-correction), vertical linearity balance, focus parabola, pin unbalance and parallelogram correction. The result of this interaction is that no readjustment of these parameters is necessary after an user adjustment of vertical picture size and vertical picture position.

Adjustment of vertical moire cancellation

To achieve a cancellation of vertical moire (also known as 'scan moire') the vertical picture position can be modulated by half the vertical frequency. The amplitude of the modulation is controlled by register VMOIRE and can be switched off via control bit MOD.

Horizontal pincushion (including horizontal size, corner correction and trapezium correction)

EWDRV (pin 11) provides a complete EW drive waveform. The components horizontal pincushion, horizontal size, corner correction and trapezium correction are controlled by the registers HPIN, HSIZE, HCORT, HCORB and HTRAP.

The corner correction can be adjusted separately for the top (HCORT) and bottom (HCORB) part of the picture.

The pincushion (EW parabola) amplitude, corner and trapezium correction track with the vertical picture size (VSIZE) and also with the adjustment for vertical picture position (VPOS). The corner correction does not track with the horizontal pincushion (HPIN).

Further the horizontal pincushion amplitude, comer and trapezium correction track with the horizontal picture size, which is adjusted via register HSIZE and the analog modulation input HSMOD. If the DC component in the EWDRV output signal is increased via HSIZE or I_{HSMOD}, the pincushion, corner and trapezium component of the EWDRV output will be reduced by a factor of

$$1 - \frac{V_{HSIZE} + V_{HEHT} \left(1 - \frac{V_{HSIZE}}{14.4 \text{ V}}\right)}{14.4 \text{ V}}$$

The value 14.4 V is a virtual voltage for calculation only. The output pin can not reach this value, but the gain (and DC bias) of the external application should be such that the horizontal deflection is reduced to zero when EWDRV reaches 14.4 V.

HSMOD (pin 31) can be used for a DC controlled EHT compensation by correcting horizontal size, horizontal pincushion, corner and trapezium. The control range at this pin tracks with the actual value of HSIZE. For an increasing DC component $V_{\mbox{\scriptsize HSIZE}}$ in the EWDRV output signal, the DC component $V_{\mbox{\scriptsize HEHT}}$ caused by $I_{\mbox{\scriptsize HSMOD}}$ will be

reduced by a factor of $1 - \frac{V_{HSIZE}}{14.4 \text{ V}}$ as shown in the equation above.

The whole EWDRV voltage is calculated as follows: $V_{EWDRV} = 1.2 \text{ V} + [V_{HSIZE} + V_{HEHT} \times f(\text{HSIZE}) + (V_{HPIN} + V_{HCOR} + V_{HTRAP}) \times g(\text{HSIZE}, \text{HSMOD})] \times h(I_{HREF})$ Where:

$$V_{HEHT} = \frac{I_{HSMOD}}{120 \ \mu A} \times 0.69$$

$$f(HSIZE) = 1 - \frac{V_{HSIZE}}{14.4 \text{ V}}$$

g(HSIZE, HSMOD) =
$$1 - \frac{V_{HSIZE} + V_{HEHT} \left(1 - \frac{V_{HSIZE}}{14.4 \text{ V}}\right)}{14.4 \text{ V}}$$

$$h(I_{HREF}) = \frac{I_{HREF}}{I_{HREF}}$$

TDA4856

Two different modes of operation can be chosen for the EW output waveform via control bit FHMULT:

1. Mode 1

Horizontal size is controlled via register HSIZE and causes a DC shift at the EWDRV output. The complete waveform is also multiplied internally by a signal proportional to the line frequency [which is detected via the current at HREF (pin 28)]. This mode is to be used for driving EW diode modulator stages which require a voltage proportional to the line frequency.

2. Mode 2

The EW drive waveform does not track with the line frequency. This mode is to be used for driving EW modulators which require a voltage independent of the line frequency.

Output stage for asymmetric correction waveforms [ASCOR (pin 20)]

This output is designed as a voltage output for superimposed waveforms of vertical parabola and sawtooth. The amplitude and polarity of both signals can be changed by registers HPARAL and HPINBAL via the I²C-bus.

Application hint: The TDA4856 offers two possibilities to control registers HPINBAL and HPARAL.

1. Control bit ACD = 1

The two registers now control the horizontal phase by means of internal modulation of the PLL2 horizontal phase control. The ASCOR output (pin 20) can be left unused, but it will always provide an output signal because the ASCOR output stage is not influenced by the control bit ACD.

2. Control bit ACD = 0

The internal modulation via PLL2 is disconnected. In order to obtain the required effect on the screen, pin ASCOR must now be fed to the DC amplifier which controls the DC shift of the horizontal deflection. This option is useful for applications which already use a DC shift transformer.

If the tube does not need HPINBAL and HPARAL, then pin ASCOR can be used for other purposes, i.e. for a simple dynamic convergence.

Dynamic focus section [FOCUS (pin 32)]

This section generates a complete drive signal for dynamic focus applications. The amplitude of the horizontal parabola is internally stabilized, thus it is independent of the horizontal frequency. The amplitude can be adjusted via register HFOCUS. Changing horizontal size may require a correction of HFOCUS. To compensate for the delay in external focus amplifiers a 'pre-correction' for the phase of the horizontal parabola has been implemented (see Fig.28). The amount of this pre-correction can be adjusted via register HFOCAD. The amplitude of the vertical parabola is independent of frequency and tracks with all vertical adjustments. The amplitude can be adjusted via register VFOCUS.

FOCUS (pin 32) is designed as a voltage output for the superimposed vertical and horizontal parabolas.

B+ control function block

The B+ control function block of the TDA4856 consists of an Operational Transconductance Amplifier (OTA), a voltage comparator, a flip-flop and a discharge circuit. This configuration allows easy applications for different B+ control concepts. See also Application Note AN96052: "B+ converter Topologies for Horizontal Deflection and EHT with TDA4855/58".

GENERAL DESCRIPTION

The non-inverting input of the OTA is connected internally to a high precision reference voltage. The inverting input is connected to BIN (pin 5). An internal clamping circuit limits the maximum positive output voltage of the OTA. The output itself is connected to BOP (pin 3) and to the inverting input of the voltage comparator. The non-inverting input of the voltage comparator can be accessed via BSENS (pin 4).

B+ drive pulses are generated by an internal flip-flop and fed to BDRV (pin 6) via an open-collector output stage. This flip-flop is set at the rising edge of the signal at HDRV (pin 8). The falling edge of the output signal at BDRV has a defined delay of $t_{d(BDRV)}$ to the rising edge of the HDRV pulse. When the voltage at BSENS exceeds the voltage at BOP, the voltage comparator output resets the flip-flop and, therefore, the open-collector stage at BDRV is floating again.

TDA4856

An internal discharge circuit allows a well defined discharge of capacitors at BSENS. BDRV is active at a LOW-level output voltage (see Figs 22 and 23), thus it requires an external inverting driver stage.

The B+ function block can be used for B+ deflection modulators in many different ways. Two popular application combinations are as follows:

- Boost converter in feedback mode (see Fig.22)
 In this application the OTA is used as an error amplifier with a limited output voltage range. The flip-flop is set on the rising edge of the signal at HDRV. A reset will be generated when the voltage at BSENS, taken from the current sense resistor, exceeds the voltage at BOP.
 If no reset is generated within a line period, the rising edge of the next HDRV pulse forces the flip-flop to reset. The flip-flop is set immediately after the voltage at BSENS has dropped below the threshold voltage VRESTART(BSENS)-
- Buck converter in feed forward mode (see Fig.23)
 This application uses an external RC combination at
 BSENS to provide a pulse width which is independent
 from the horizontal frequency. The capacitor is charged
 via an external resistor and discharged by the internal
 discharge circuit. For normal operation the discharge
 circuit is activated when the flip-flop is reset by the
 internal voltage comparator. The capacitor will now be
 discharged with a constant current until the internally
 controlled stop level V_{STOP(BSENS)} is reached. This level
 will be maintained until the rising edge of the next HDRV
 pulse sets the flip-flop again and disables the discharge
 circuit.

If no reset is generated within a line period, the rising edge of the next HDRV pulse automatically starts the discharge sequence and resets the flip-flop. When the voltage at BSENS reaches the threshold voltage VRESTART(BSENS), the discharge circuit will be disabled automatically and the flip-flop will be set immediately. This behaviour allows a definition of the maximum duty cycle of the B+ control drive pulse by the relationship of charge current to discharge current.

Supply voltage stabilizer, references, start-up procedures and protection functions

The TDA4856 provides an internal supply voltage stabilizer for excellent stabilization of all internal references. An internal gap reference, especially designed for low-noise, is the reference for the internal horizontal and vertical supply voltages. All internal reference currents and drive current for the vertical output stage are derived from this voltage via external resistors.

If either the supply voltage is below 8.3 V or no data from the I²C-bus has been received after power-up, the internal soft start and protection functions do not allow any of those outputs [HDRV, BDRV, VOUT1, VOUT2 and HUNLOCK (see Fig.24)] to be active.

For supply voltages below 8.3 V the internal I²C-bus will not generate an acknowledge and the IC is in standby mode. This is because the internal protection circuit has generated a reset signal for the soft start register SOFTST. Above 8.3 V data is accepted and all registers can be loaded. If the register SOFTST has received a set from the I²C-bus, the internal soft start procedure is released, which activates all above mentioned outputs.

If during normal operation the supply voltage has dropped below 8.1 V, the protection mode is activated and HUNLOCK (pin 17) changes to the protection status and is floating. This can be detected by the microcontroller.

This protection mode has been implemented in order to protect the deflection stages and the picture tube during start-up, shut-down and fault conditions. This protection mode can be activated as shown in Table 3.

1999 Jul 13 12

TDA4856

Table 3 Activation of protection mode

ACTIVATION	RESET
Low supply voltage at pin 10	increase supply voltage; reload registers; soft start via I ² C-bus
Power dip, below 8.1 V	reload registers; soft start via I ² C-bus or via supply voltage
X-ray protection XRAY (pin 2) triggered	reload registers; soft start via l ² C-bus
HPLL2 (pin 30) externally pulled to ground	release pin 30

When the protection mode is active, several pins of the TDA4856 are forced into a defined state:

HDRV (horizontal driver output) is floating

BDRV (B+ control driver output) is floating

HUNLOCK (indicates, that the frequency-to-voltage converter is out of lock) is floating (HIGH-level via external pull-up resistor)

CLBL provides a continuous blanking signal

The capacitor at HPLL2 is discharged.

If the soft start procedure is activated via the I²C-bus, all of these actions will be performed in a well defined sequence (see Figs 24 and 25).

Power dip recognition

In standby mode the I²C-bus will only answer with an acknowledge, when data is sent to control register with subaddress 1AH. This register contains the standby and soft start control bit.

If the I²C-bus master transmits data to another register, an aknowledge is given after the chip address and the subaddress; an acknowledge is not given after the data. This indicates that only in soft start mode data can be stored into normal registers.

If the supply voltage dips under 8.1 V the TDA4856 leaves normal operation mode and changes into standby mode. The microcontroller can check this state by sending data into a register with the subaddress 0XH. The acknowledge will only be given on the data if the TDA4856 is active.

Due to this behaviour the start-up of the TDA4856 is defined as follows. The first data that is transferred to the TDA4856 must be sent to the control register with subaddress 1AH. Any other subaddress will not lead to an acknowledge. This is a limitation in checking the I²C-busses of the monitor during start-up.

1999 Jul 13

TDA4856

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); all voltages measured with respect to ground.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+16	V
V _{i(n)}	input voltage on pins:				
	BIN		-0.5	+6.0	V
	HSYNC, VSYNC, VREF, HREF, VSMOD and HSMOD		-0.5	+6.5	V
	SDA and SCL		-0.5	+8.0	V
	XRAY		-0.5	+8.0	v
V _{o(n)}	output voltage on pins:				
	VOUT2, VOUT1 and HUNLOCK		-0.5	+6.5	V
	BDRV and HDRV		-0.5	+16	V
V _{I/O(n)}	input/output voltages at pins BOP and BSENS		-0.5	+6.0	V
I _{o(HDRV)}	horizontal driver output current		-	100	mA
I _{i(HFLB)}	horizontal flyback input current		-10	+10	mA
I _{o(CLBL)}	video clamping pulse/vertical blanking output current		_	-10	mA
I _{o(BOP)}	B+ control OTA output current		_	1	mA
I _{o(BDRV)}	B+ control driver output current		-	50	mA
o(EWDRV)	EW driver output current		_	-5	mA
o(FOCUS)	focus driver output current		-	-5	mA
T _{amb}	operating ambient temperature		-20	+70	°C
Tj	junction temperature			150	°C
T _{stg}	storage temperature		-55	+150	°C
V _{ESD}	electrostatic discharge for all pins	note 1	-150	+150	٧
		note 2	-2000	+2000	٧

Notes

1. Machine model: 200 pF; $0.75 \mu H$; 10Ω .

2. Human body model: 100 pF; 7.5 μ H; 1500 Ω .

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	55	K/W

QUALITY SPECIFICATION

In accordance with "URF-4-2-59/601", EMC emission/immunity test in accordance with "DIS 1000 4.6" (IEC 801.6).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{EMC}	emission test	note 1	_	1.5	-	mV
	immunity test	note 1	-	2.0	-	٧

Note

1. Tests are performed with application reference board. Tests with other boards will have different results.

1999 Jul 13

TDA4856

CHARACTERISTICS

 V_{CC} = 12 V; T_{amb} = 25 °C; peripheral components in accordance with Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizontal sync	separator					
INPUT CHARACTER	ISTICS FOR DC-COUPLED TTL SIGNAL	LS: PIN HSYNC				
V _{i(HSYNC)}	sync input signal voltage		1.7	_	-	V
V _{HSYNC(sl)}	slicing voltage level		1.2	1.4	1.6	V
t _{r(HSYNC)}	rise time of sync pulse		10	_	500	ns
t _{f(HSYNC)}	fall time of sync pulse		10	-	500	ns
tw(HSYNC)(min)	minimum width of sync pulse		0.7	_	_	μs
I _{i(HSYNC)}	input current	V _{HSYNC} = 0.8 V	-	 -	-200	μА
		V _{HSYNC} = 5.5 V		_	10	μΑ
INPUT CHARACTER	ISTICS FOR AC-COUPLED VIDEO SIGN	IALS (SYNC-ON-VIDEO, NEGAT	TIVE SYNC F	POLARITY)		
V _{HSYNC}	sync amplitude of video input signal voltage	R _{source} = 50 Ω	_	300	-	mV
V _{HSYNC(si)}	slicing voltage level (measured from top sync)	R _{source} = 50 Ω	90	120	150	mV
V _{clamp(HSYNC)}	top sync clamping voltage level	R _{source} = 50 Ω	1.1	1.28	1.5	V
I _{ch(HSYNC)}	charge current for coupling capacitor	V _{HSYNC} > V _{clamp(HSYNC)}	1.7	2.4	3.4	μА
tw(HSYNC)(min)	minimum width of sync pulse		0.7	-	-	μs
R _{source(max)}	maximum source resistance	duty cycle = 7%	_	-	1500	Ω
Ri(diff)(HSYNC)	differential input resistance	during sync	_	80	_	Ω
Automatic polari	ty correction for horizontal synd	;				
t _{P(H)} t _H	horizontal sync pulse width related to line period		-	_	25	%
t _{d(HPOL)}	delay time for changing polarity		0.3	-	1.8	ms
Vertical sync into	egrator		•			
t _{int(V)}	integration time for generation of a vertical trigger pulse	f _H = 15.625 kHz; I _{HREF} = 0.52 mA	14	20	26	μѕ
		f _H = 31.45 kHz; I _{HREF} = 1.052 mA	7	10	13	μѕ
		f _H = 64 kHz; I _{HREF} = 2.141 mA	3.9	5.7	6.5	μѕ
		f _H = 100 kHz; I _{HREF} = 3.345 mA	2.5	3.8	4.5	μѕ
Vertical sync slic	cer (DC-coupled, TTL compatible	e): pin VSYNC				
V _{i(VSYNC)}	sync input signal voltage		1.7	_	-	٧
V _{VSYNC(sl)}	slicing voltage level		1.2	1.4	1.6	٧
I _{i(VSYNC)}	input current	0 V < V _{SYNC} < 5.5 V	_	-	±10	μА

1999 Jul 13 15

$\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controller for PC monitors

TDA4856

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Automatic polar	ity correction for vertical sync				•	
t _{W(VSYNC)(max)}	maximum width of vertical sync pulse		_	_	400	μs
t _{d(VPOL)}	delay for changing polarity		0.45	_	1.8	ms
Video clamping/	vertical blanking output: pin CLI	BL				
t _{clamp(CLBL)}	width of video clamping pulse	measured at V _{CLBL} = 3 V	0.6	0.7	0.8	μs
V _{clamp(CLBL)}	top voltage level of video clamping pulse		4.32	4.75	5.23	٧
TC _{clamp}	temperature coefficient of V _{clamp(CLBL)}		_	4	-	mV/K
STPS _{clamp}	steepness of slopes for clamping pulse	$R_L = 1 \text{ M}\Omega; C_L = 20 \text{ pF}$	_	50	-	ns/V
t _{d(HSYNCI-CLBL)}	delay between trailing edge of horizontal sync and start of video clamping pulse	clamping pulse triggered on trailing edge of horizontal sync;	_	130	_	ns
t _{clamp1(max)}	maximum duration of video clamping pulse referenced to end of horizontal sync	control bit CLAMP = 0; measured at V _{CLBL} = 3 V		-	1.0	μs
t _d (HSYNCI-CLBL)	delay between leading edge of horizontal sync and start of video clamping pulse	clamping pulse triggered on leading edge of horizontal sync;	-	300	-	ns
t _{clamp2(max)}	maximum duration of video clamping pulse referenced to end of horizontal sync	control bit CLAMP = 1; measured at V _{CLBL} = 3 V	_	-	0.15	μѕ
V _{blank(CLBL)}	top voltage level of vertical blanking pulse	notes 1 and 2	1.7	1.9	2.1	٧
t _{blank(CLBL)}	width of vertical blanking pulse	control bit VBLK = 0	220	260	300	μs
	at pins CLBL and HUNLOCK	control bit VBLK = 1	305	350	395	μs
TC _{blank}	temperature coefficient of V _{blank} (CLBL)		_	2	_	mV/K
V _{scan(CLBL)}	output voltage during vertical scan	I _{CLBL} = 0	0.59	0.63	0.67	٧
TC _{scan}	temperature coefficient of V _{scan(CLBL)}		_	-2	_	mV/K
I _{sink(CLBL)}	internal sink current		2.4	-		mA
I _{L(CLBL)}	external load current		<u> </u>	-	-3.0	mA

16

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizontal oscill	ator: pins HCAP and HREF					
f _{fr(H)}	free-running frequency without PLL1 action (for testing only)	$R_{HBUF} = \infty;$ $R_{HREF} = 2.4 \text{ k}\Omega;$ $C_{HCAP} = 10 \text{ nF; note } 3$	30.53	31.45	32.39	kHz
Δf _{fr(H)}	spread of free-running frequency (excluding spread of external components)		_	-	±3.0	%
TC _{fr}	temperature coefficient of free-running frequency		-100	0	+100	10 ⁻⁶ /K
f _{H(max)}	maximum oscillator frequency		_	-	130	kHz
V_{HREF}	voltage at input for reference current		2.43	2.55	2.68	V
Unlock blanking	detection: pin HUNLOCK					-
V _{scan} (HUNLOCK)	low level of HUNLOCK	saturation voltage in case of locked PLL1; internal sink current = 1 mA	_		250	mV
V _{blank(HUNLOCK)}	blanking level of HUNLOCK	external load current = 0	0.9	1	1.1	٧
TC _{blank}	temperature coefficient of V _{blank(HUNLOCK)}		-	-0.9	-	mV/K
TC _{sink}	temperature coefficient of Isink(HUNLOCK)		_	0.15	-	%/K
I _{sink(int)}	internal sink current	for blanking pulses; PLL1 locked	1.4	2.0	2.6	mA
I _{L(HUNLOCK)}	maximum external load current	V _{HUNLOCK} = 1 V	_	-	-2	mA
IL.	leakage current	V _{HUNLOCK} = 5 V in case of unlocked PLL1 and/or protection active	-	_	±5	μА
PLL1 phase com	parator and frequency-locked lo	oop: pins HPLL1 and HBUF	•			
tw(HSYNC)(max)	maximum width of horizontal sync pulse (referenced to line period)		_	-	25	%
t _{lock} (HPLL1)	total lock-in time of PLL1		_	40	80	ms
I _{ctrl} (HPLL1)	control currents	notes 4 and 5 locked mode; level 1 locked mode; level 2	_	15 145	_	μΑ
V _{HBUF}	buffered f/v voltage at HBUF (pin 27)	minimum horizontal frequency	_	2.55	_	μA V
		maximum horizontal frequency	_	0.5	_	V

$\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controller for PC monitors

TDA4856

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Phase adjustmen	ts and corrections via PLL1 and	PLL2				
HPOS	horizontal position (referenced	register HPOS = 0	T-	-13	_	%
	to horizontal period)	register HPOS = 127	 -	0	 -	%
		register HPOS = 255	-	13	-	%
HPINBAL	horizontal pin unbalance correction via HPLL2	register HPINBAL = 0; note 6	_	-1.2	-	%
	(referenced to horizontal period)	register HPINBAL = 63; note 6	-	1.2	-	%
		register HPINBAL = 32; note 6	-	0.02	-	%
HPARAL	horizontal parallelogram correction (referenced to	register HPARAL = 0; note 6	_	-1.2	_	%
	horizontal period)	register HPARAL = 63; note 6	_	1.2	-	%
		register HPARAL = 32; note 6	-	0.02	-	%
HMOIRE	relative modulation of horizontal position by 0.5f _H ;	register HMOIRE = 0; control bit MOD = 0	-	0	-	%
	phase alternates with 0.5f _V	register HMOIRE = 63; control bit MOD = 0	_	0.07	_	%
HMOIRE _{off}	moire cancellation off	control bit MOD = 1	_	0	_	%
PLL2 phase dete	ctor: pins HFLB and HPLL2					
ФРLL2	PLL2 control (advance of horizontal drive with respect to middle of horizontal flyback)	maximum advance; register HPINBAL = 32; register HPARAL = 32	36	-	_	%
		minimum advance; register HPINBAL = 32; register HPARAL = 32	_	7	_	%
I _{ctrl(PLL2)}	PLL2 control current		<u> </u>	75	-	μА
Φ _{PLL2}	relative sensitivity of PLL2 phase shift related to horizontal period		-	28		mV/%
VPROT(HPLL2)(max)	maximum voltage for PLL2 protection mode/soft start		-	4.6	-	V
I _{ch(HPLL2)}	charge current for external capacitor during soft start	V _{HPLL2} < 3.7 V	-	1	-	μА
I _{dch(HPLL2)}	discharge current for external capacitor during soft down	V _{HPLL2} < 3.7 V	-	-1	-	μА

18

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
HORIZONTAL FLYBA	ACK INPUT: PIN HFLB					
V _{pos(HFLB)}	positive clamping level	I _{HFLB} = 5 mA	_	5.5	_	V
V _{neg(HFLB)}	negative clamping level	I _{HFLB} = -1 mA	_	-0.75	_	V
pos(HFLB)	positive clamping current		-	_	6	mA
I _{neg(HFLB)}	negative clamping current			-	-2	mA
V _{si(HFLB)}	slicing level		-	2.8	-	٧
Output stage for	line driver pulses: pin HDRV					
OPEN-COLLECTOR	OUTPUT STAGE					
V _{sat(HDRV)}	saturation voltage	I _{HDRV} = 20 mA		-	0.3	V
, ,		I _{HDRV} = 60 mA	_	_	0.8	V
I _{LO(HDRV)}	output leakage current	V _{HDRV} = 16 V	_	_	10	μА
	ION OF DUTY CYCLE					
thdrv(off)/th	relative t _{OFF} time of HDRV output; measured at	I _{HDRV} = 20 mA; f _H = 31.45 kHz; see Fig.16	42	45	48	%
	V _{HDRV} = 3 V; HDRV duty cycle is modulated by the relation	I _{HDRV} = 20 mA; f _H = 58 kHz; see Fig.16	45.5	48.5	51.5	%
	I _{HREF} /I _{VREF}	I _{HDRV} = 20 mA; f _H = 110 kHz; see Fig.16	49	52	55	%
X-ray protection:	: pin XRAY		•		•	
V _{XRAY(si)}	slicing voltage level for latch		6.22	6.39	6.56	V
tw(xRAY)(min)	minimum width of trigger pulse		_	_	30	μs
R _{i(XRAY)}	input resistance at XRAY	V _{XRAY} < 6.38 V + V _{BE}	500	_	-	kΩ
	(pin 2)	V _{XRAY} > 6.38 V + V _{BE}	_	5	_	kΩ
		standby mode	_	5	 -	kΩ
XRAY _{rst}	reset of X-ray latch	pin 9 open-circuit or connected to GND	set cont	rol bit SC	FTST via	I ² C-bus
		pin 9 connected to V _{CC} via R _{XSEL}	switch o	off V _{CC} , th	en re-app	ly V _{CC}
VCC(XRAY)(min)	minimum supply voltage for correct function of the X-ray latch	pin 9 connected to V _{CC} via R _{XSEL}	_	_	4	V
V _{CC(XRAY)(max)}	maximum supply voltage for reset of the X-ray latch	pin 9 connected to V _{CC} via R _{XSEL}	2	_	-	V
R _{XSEL}	external resistor at pin 9	no reset via I ² C-bus	56	-	130	kΩ

TDA4856

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vertical oscillator	oscillator frequency in applica	ation without adjustment o	f free-ru	nning fre	quency f	fr(V)]
f _{fr(V)}	free-running frequency	R_{VREF} = 22 k Ω ; C _{VCAP} = 100 nF	40	42	43.3	Hz
f _{cr(V)}	vertical frequency catching range	constant amplitude; note 7	50	_	160	Hz
V_{VREF}	voltage at reference input for vertical oscillator		-	3.0	_	V
t _{d(scan)}	delay between trigger pulse and start of ramp at VCAP (pin 24) (width of vertical blanking pulse)	control bit VBLK = 0 control bit VBLK = 1	305	350	300 395	μs μs
I _{VAGC}	currents of amplitude control	control bit AGCDIS = 0	±120	±200	±300	μА
		control bit AGCDIS = 1		0		μΑ
C _{VAGC}	external capacitor at VAGC (pin 22)		150	_	220	nF
Differential vertica	I current outputs					
ADJUSTMENT OF VER	RTICAL SIZE INCLUDING VGA AND E	HT COMPENSATION; see Figs	3 and 4			
VGAIN	vertical size (gain) without VGA overscan (referenced to nominal vertical size)	register VGAIN = 0; register VSIZE = 127; bit VOVSCN = 0; note 8	_	70	_	%
		register VGAIN = 63; register VSIZE = 127; bit VOVSCN = 0; note 8	_	100	_	%
VSIZE	vertical size (size) without VGA overscan (referenced to nominal vertical size)	register VSIZE = 0; register VGAIN = 63; bit VOVSCN = 0; note 8	_	60	-	%
		register VSIZE = 127; register VGAIN = 63; bit VOVSCN = 0; note 8	_	100	-	%
VSIZE _{VGA}	vertical size with VGA overscan (referenced to nominal vertical size)	register VSIZE = 0; register VGAIN = 63; bit VOVSCN = 1; note 8	_	70	_	%
		register VSIZE = 127; register VGAIN = 63; bit VOVSCN = 1; note 8	115.9	116.8	117.7	%
VSMOD _{EHT}	EHT compensation on vertical	I _{VSMOD} = 0	_	0	_	%
	size via VSMOD (pin 21) (referenced to 100% vertical size)	I _{VSMOD} = -120 μA	_	-7	_	%
l _{i(VSMOD)}	input current (pin 21)	VSMOD = 0	_	0	_	μА
-		VSMOD = -7%	-	-120	-	μА
R _{i(VSMOD)}	input resistance		300		500	Ω
V _{ref(VSMOD)}	reference voltage at input		-	5.0	-	V

20

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{ro(VSMOD)}	roll-off frequency (-3 dB)	l _{VSMOD} = -60 μA + 15 μA (RMS value)	1	_	-	MHz
ADJUSTMENT OF VE	RTICAL POSITION (see Fig.5)					
VOFFS	vertical position (referenced to	register VOFFS = 0	-	-4	Ţ <u> </u>	%
	100% vertical size)	register VOFFS = 15	-	4	-	%
		register VOFFS = 8	-	0.25	_	%
VPOS	vertical position (referenced to	register VPOS = 0	_	-11.5	_	%
	100% vertical size)	register VPOS = 127	-	11.5	-	%
		register VPOS = 64	_	0.09	_	%
ADJUSTMENT OF VE	RTICAL LINEARITY; see Fig.6					
VLIN	vertical linearity (S-correction)	register VLIN = 0; control bit VSC = 0; note 8	_	2	-	%
		register VLIN = 15; control bit VSC = 0; note 8	-	46	-	%
		register VLIN = X; control bit VSC = 1; note 8	-	0	-	%
δVLIN	symmetry error of S-correction	maximum VLIN	-	-	±0.7	%
ADJUSTMENT OF VE	RTICAL LINEARITY BALANCE; see Fig	g.7				
VLINBAL	vertical linearity balance (referenced to 100% vertical	register VLINBAL = 0; note 8	-1.85	-1.40	-0.95	%
	size)	register VLINBAL = 15; note 8	0.95	1.40	1.85	%
		register VLINBAL = 8; note 8	-	0.08	_	%
VMOIRE	modulation of vertical picture position by ½ vertical	register VMOIRE = 0; control bit MOD = 0	_	0	-	%
	frequency (related to 100% vertical size)	register VMOIRE = 63; control bit MOD = 0	_	0.08	-	%
	moire cancellation off	control bit MOD = 1	-	0	-	%
Vertical output st	age: pins VOUT1 and VOUT2; s	ee Fig.27				
ΔI _{VOUT(nom)(p-p)}	nominal differential output current (peak-to-peak value)	Δl _{VOUT} = I _{VOUT1} - I _{VOUT2} ; nominal settings; note 8	0.76	0.85	0.94	mA
l _{o(VOUT)(max)}	maximum output current at pins VOUT1 and VOUT2	control bit VOVSCN = 1	0.54	0.6	0.66	mA
V _{VOUT}	allowed voltage at outputs		0	-	4.2	V
δl _{os(vert)(max)}	maximum offset error of vertical output currents	nominal settings; note 8	-	_	±2.5	%
δl _{lin(vert)(max)}	maximum linearity error of vertical output currents	nominal settings; note 8	_	-	±1.5	%

$\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controller for PC monitors

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
EW drive output	ha					<u> </u>
EW DRIVE OUTPUT S	STAGE: pin EWDRV; see Figs 8 to	11				
V _{const} (EWDRV)	bottom output voltage at pin EWDRV (internally stabilized)	register HPIN = 0; register HTRAP = 32; register HSIZE = 255; control bit VSC = 1	1.05	1.2	1.35	V
V _{o(EWDRV)(max)}	maximum output voltage	note 9	7.0	-	-	V
I _{L(EWDRV)}	load current		_	_	±2	mA
TC _{EWDRV}	temperature coefficient of output signal		_	-	600	10 ⁻⁶ /K
V _{HPIN(EWDRV)}	horizontal pincushion	register HPIN = 0; control bit VSC = 1; note 8	_	0.04	-	٧
		register HPIN = 63; control bit VSC = 1; note 8	_	1.42	-	V
V _{HCORT(EWDRV)}	horizontal corner correction at top of picture	register HCORT = 0; control bit VSC = 0; note 8	_	0.2	_	V
		register HCORT = 63; control bit VSC = 0; note 8	_	-0.64	-	٧
		register HCORT = X; control bit VSC = 1; note 8	_	0	-	V
V _{HCORB(EWDRV)}	horizontal corner correction at bottom of picture	register HCORB = 0; control bit VSC = 0; note 8	-	0.2	-	V
	·	register HCORB = 63; control bit VSC = 0; note 8	_	-0.64	-	٧
		register HCORB = X; control bit VSC = 1; note 8		0	-	٧
V _{HTRAP} (EWDRV)	horizontal trapezium correction	register HTRAP = 63; note 8	-	-0.5	-	٧
		register HTRAP = 0; note 8	_	0.5	-	V
		register HTRAP = 32; note 8	-	-0.01	-	٧
V _{HSIZE(EWDRV)}	horizontal size	register HSIZE = 255; note 8	_	0.13	-	V
		register HSIZE = 0; note 8	-	3.6	-	V
V _{HEHT(EWDRV)}	EHT compensation on	I _{HSMOD} = 0; note 8		0.02]	٧
	horizontal size via HSMOD (pin 31)	$I_{HSMOD} = -120 \mu\text{A}$; note 8	-	0.69	_	V
I _{i(HSMOD)}	input current (pin 31)	V _{HEHT} = 0.02 V	-	0	-	μА
		V _{HEHT} = 0.69 V	-	-120	-	μА
R _{i(HSMOD)}	input resistance		300	_	500	Ω
V _{ref(HSMOD)}	reference voltage at input	I _{HSMOD} = 0		5.0		٧
f _{ro(HSMOD)}	roll-off frequency (-3 dB)	l _{HSMOD} = -60 μA + 15 μA (RMS)	1	_	-	MHz

TDA4856

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
TRACKING OF EWD	RV OUTPUT SIGNAL WITH HORIZON	TAL FREQUENCY PROPORTION	AL VOLTAGI	Ę		•
f _{H(MULTI)}	horizontal frequency range for tracking		15		80	kHz
V _{PAR} (EWDRV)	parabola amplitude at EWDRV (pin 11)	I _{HREF} = 1.052 mA; f _H = 31.45 kHz; control bit FHMULT = 1; note 10	-	0.72	_	V
		I _{HREF} = 2.341 mA; f _H = 70 kHz; control bit FHMULT = 1; note 10	_	1.42	_	V
		function disabled; control bit FHMULT = 0; note 10	-	1.42	_	V
LE _{EWDRV}	linearity error of horizontal frequency tracking			-	8	%
Output for asymm	netric EW corrections: pin ASC	OR				
VHPARAL(ASCOR)	vertical sawtooth voltage for EW parallelogram correction	register HPARAL = 0; note 8	-	-0.825	-	٧
		register HPARAL = 63; note 8	-	0.825	_	V
		register HPARAL = 32; note 8	-	0.05		٧
V _{HPINBAL} (ASCOR)	vertical parabola for pin unbalance correction	register HPINBAL = 0; note 8	-	-1.0	_	٧
		register HPINBAL = 63; note 8	-	1.0	-	٧
		register HPINBAL = 32; note 8		0.05	_	٧
V _{o(ASCOR)(max)(p-p)}	maximum output voltage swing (peak-to-peak value)		-	4	-	V
V _{o(ASCOR)(max)}	maximum output voltage		_	6.5	-	V
V _{c(ASCOR)}	centre voltage		-	4.0		٧
V _{o(ASCOR)(min)}	minimum output voltage		_	1.9	_	V
I _{o(ASCOR)(max)}	maximum output current	V _{ASCOR} ≥ 1.9 V	-	-1.5	_	mA
lo(sink)(ASCOR)(max)	maximum output sink current	V _{ASCOR} ≥ 1.9 V	<u> -</u>	50	-	μА
Focus section: pi	n FOCUS; see Figs 15 and 28		· · ·			
t _{precor}	pre-correction of phase for	register HFOCAD = 0	-	300	-	ns
	horizontal focus parabola	register HFOCAD = 1	1-	350	-	ns
		register HFOCAD = 2	-	400	_	ns
		register HFOCAD = 3	-	450	_	ns
t _{W(hfb)(min)}	minimum horizontal flyback pulse width		1.9	_	_	μs
t _{W(hfb)(max)}	maximum horizontal flyback pulse width		_	-	5.5	μs

1999 Jul 13 23

$\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controller for PC monitors

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{W(hfb)(off)}	minimum width of horizontal flyback pulse for operation without pre-correction		-	7.5	-	μѕ
V _{HFOCUS(p-p)}	amplitude of horizontal focus	register HFOCUS = 0		0.06	_	V
	parabola (peak-to-peak value)	register HFOCUS = 31		3.3	_	٧
V _{VFOCUS(p-p)}	amplitude of vertical parabola (peak-to-peak value)	register VFOCUS = 0; note 8	_	0.02	-	٧
		register VFOCUS = 15; note 8	-	1.1	-	٧
V _{o(FOCUS)(max)}	maximum output voltage	I _{FOCUS} = 0	6.15	6.4	6.65	V
V _{o(FOCUS)(min)}	minimum output voltage	I _{FOCUS} = 0	1.0	1.3	1.6	V
I _{o(FOCUS)(max)}	maximum output current		±1.5	[-	-	mA
C _{L(FOCUS)(max)}	maximum capacitive load		-	-	20	pF
	; see Figs 22 and 23					
TRANSCONDUCTANC	E AMPLIFIER: PINS BIN AND BOP					
V _{i(BIN)}	input voltage		0	<u> </u>	5.25	V
I _{i(BIN)(max)}	maximum input current		_	-	±1	μА
V _{ref(int)}	reference voltage at internal non-inverting input of OTA		2.37	2.5	2.58	٧
V _{o(BOP)(min)}	minimum output voltage		-	_	0.5	٧
V _{o(BOP)(max)}	maximum output voltage	I _{BOP} < 1 mA	5.0	5.3	5.6	٧
l _{o(BOP)(max)}	maximum output current		_	±500	-	μA
9m(OTA)	transconductance of OTA	note 11	30	50	70	mS
G _{v(ol)}	open-loop voltage gain	note 12	-	86	_	dB
C _{BOP(min)}	minimum value of capacitor at BOP		10	-	_	nF
VOLTAGE COMPARATO	OR: PIN BSENS			-		
V _{i(BSENS)}	voltage range of positive comparator input		0	-	5	٧
V _{i(BOP)}	voltage range of negative comparator input		0	-	5	٧
I _{L(BSENS)(max)}	maximum leakage current	discharge disabled	_	_	-2	μА
	UTPUT STAGE: PIN BDRV					
I _{o(BDRV)(max)}	maximum output current	note 13	20		 -	mA
I _{LO(BDRV)}	output leakage current	V _{BDRV} = 16 V	-	-	3	μА
V _{sat(BDRV)}	saturation voltage	I _{BDRV} < 20 mA	-	_	300	mV
t _{off(BDRV)(min)}	minimum off-time		-	250	_	ns
t _d (BDRV-HDRV)	delay between BDRV pulse and HDRV pulse	measured at V _{HDRV} = V _{BDRV} = 3 V	-	500	-	ns

TDA4856

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
BSENS DISCHARGE	E CIRCUIT: PIN BSENS		<u> </u>			<u> </u>
V _{STOP} (BSENS)	discharge stop level	capacitive load; I _{BSENS} = 0.5 mA	0.85	1.0	1.15	V
dch(BSENS)	discharge current	V _{BSENS} > 2.5 V	4.5	6.0	7.5	mA
V _{th(BSENS)(restart)}	threshold voltage for restart	fault condition	1.2	1.3	1.4	V
C _{BSENS(min)}	minimum value of capacitor at BSENS (pin 4)		2	-	_	nF
Internal reference	e, supply voltage, soft start and	protection				
V _{CC(stab)}	external supply voltage for complete stabilization of all internal references		9.2	-	16	V
lcc	supply current		_	70	-	mA
CC(stb)	standby supply current	STDBY = 1; V _{PLL2} < 1 V; 3.5 V < V _{CC} < 16 V	-	9	_	mA
PSRR	power supply rejection ratio of internal supply voltage	f = 1 kHz	50	-	-	dB
VCC(blank)	supply voltage level for activation of continuous blanking	V _{CC} decreasing from 12 V	8.2	8.6	9.0	V
V _{CC(blank)(min)}	minimum supply voltage level for function of continuous blanking	V _{CC} decreasing from 12 V	2.5	3.5	4.0	V
V _{on(VCC)}	supply voltage level for activation of HDRV, BDRV, VOUT1, VOUT2 and HUNLOCK	V _{CC} increasing from below typical 8.1 V	7.9	8.3	8.7	V
Voff(VCC)	supply voltage level for deactivation of BDRV, VOUT1, VOUT2 and HUNLOCK; also sets register SOFTST	V _{CC} decreasing from above typical 8.3 V	7.7	8.1	8.5	V
THRESHOLDS DERIV	ED FROM HPLL2 VOLTAGE					
VHPLL2(blank)(ul)	upper limit voltage for continuous blanking		_	4.6		٧
VHPLL2(bduty)(ul)	upper limit voltage for variation of BDRV duty cycle		_	4.0	_	V
V _{HPLL2(bduty)(II)}	lower limit voltage for variation of BDRV duty cycle		-	3.2	_	٧
VHPLL2(hduty)(ul)	upper limit voltage for variation of HDRV duty cycle		_	3.2	-	٧
VHPLL2(hduty)(li)	lower limit voltage for variation of HDRV duty cycle		-	1.8	_	٧
V _{HPLL2(stb)(ul)}	upper limit voltage for standby voltage		_	1	_	V

1999 Jul 13 25


TDA4856

Notes

- 1. For duration of vertical blanking pulse see subheading 'Vertical oscillator [oscillator frequency in application without adjustment of free-running frequency f_{fr(V)}]'.
- 2. Continuous blanking at CLBL (pin 16) will be activated, if one of the following conditions is true:
 - a) No horizontal flyback pulses at HFLB (pin 1) within a line
 - b) X-ray protection is triggered
 - c) Voltage at HPLL2 (pin 30) is low during soft start
 - d) Supply voltage at V_{CC} (pin 10) is low
 - e) PLL1 unlocked while frequency-locked loop is in search mode.
- 3. Oscillator frequency is f_{min} when no sync input signal is present (continuous blanking at pins 16 and 17).
- 4. Loading of HPLL1 (pin 26) is not allowed.
- 5. Voltage at HPLL1 (pin 26) is fed to HBUF (pin 27) via a buffer. Disturbances caused by horizontal sync are removed by an internal sample-and-hold circuit.
- All vertical and EW adjustments according note 8, but VSIZE = 80% (register VSIZE = 63, VGAIN = 63 and control bit VOVSCN = 0).
- 7. Value of resistor at VREF (pin 23) may not be changed.
- 8. All vertical and EW adjustments are specified at nominal vertical settings; unless otherwise specified, which means:
 - a) VSIZE = 100% (register VSIZE = 127, VGAIN = 63 and control bit VOVSCN = 0)
 - b) VSMOD = 0 (no EHT compensation)
 - c) VPOS centred (register VPOS = 64)
 - d) VLIN = 0 (register VLIN = X and control bit VSC = 1)
 - e) VLINBAL = 0 (register VLINBAL = 8)
 - f) FHMULT = 0
 - g) HPARAL = 0 (register HPARAL = 32)
 - h) HPINBAL = 0 (register HPINBAL = 32)
 - i) Vertical oscillator synchronized.
- 9. The output signal at EWDRV (pin 11) may consist of horizontal pincushion + corner correction + DC shift + trapezium correction. If the control bit VOVSCN is set, and the VPOS adjustment is set to an extreme value, the tip of the parabola may be clipped at the upper limit of the EWDRV output voltage range. The waveform of corner correction will clip if the vertical sawtooth adjustment exceeds 110% of the nominal setting.
- 10. If f_H tracking is enabled, the amplitude of the complete EWDRV output signal (horizontal pincushion + corner correction + DC shift + trapezium) will be changed proportional to I_{HREF}. The EWDRV low level of 1.2 V remains fixed.
- 11. First pole of transconductance amplifier is 5 MHz without external capacitor (will become the second pole, if the OTA operates as an integrator).
- 12. Open-loop gain is $\frac{V_{BOP}}{V_{BIN}}$ at f = 0 with no resistive load and C_{BOP} = 10 nF [from BOP (pin 3) to GND].
- 13. The recommended value for the pull-up resistor BDRV (pin 6) is 1 k Ω .

TDA4856


Vertical and EW adjustments



 ΔI₁ is the maximum amplitude setting at register VSIZE = 127, register VGAIN = 63, control bit VOVSCN = 0.

$$\text{VSIZE} = \frac{\Delta l_2}{\Delta l_1} \times 100\% \text{ , VSMOD} = \frac{\Delta l_2}{\Delta l_1} \times 100\%$$


Fig.3 Adjustment of vertical size (VSIZE).



(1) ΔI_1 is the maximum amplitude setting at register VSIZE = 127, register VGAIN = 63, control bit VOVSCN = 0.

$$VGAIN = \frac{\Delta l_2}{\Delta l_1} \times 100\%$$


Fig.4 Adjustment of vertical size (VGAIN).



(1) ΔI_1 is the maximum amplitude setting at register VSIZE = 127 and register VGAIN = 63.

$$VPOS = \frac{\Delta l_2 - \Delta l_1}{2 \times \Delta l_1} \times 100\% \text{ , VOFFS} = \frac{\Delta l_2 - \Delta l_1}{2 \times \Delta l_1} \times 100\%$$

Fig.5 Adjustment of vertical position.




(1) ΔI_1 is the maximum amplitude setting at register VSIZE = 127 and VLIN = 0%.

$$VLIN = \frac{\Delta I_1 - \Delta I_2}{\Delta I_1} \times 100\%$$

Fig.6 Adjustment of vertical linearity (vertical S-correction).

TDA4856



(1) ΔI_1 is the maximum amplitude setting at register VSIZE = 127 and register VOVSCN = 0.

$$VLINBAL = \frac{\Delta l_1 - \Delta l_2}{2 \times \Delta l_1} \times 100\%$$

Fig.7 Adjustment of vertical linearity balance.




Fig.8 Adjustment of parabola amplitude at pin EWDRV.








Fig.9 Influence of corner correction at pin EWDRV.























TDA4856

I2C-BUS PROTOCOL

Data format

Table 4 Data format

S ⁽¹⁾	SLAVE ADDRESS(2)	A ⁽³⁾	SUB-ADDRESS(4)	A ⁽³⁾	DATA ⁽⁵⁾	A(3)	P(6)

Notes

- 1. S = START condition.
- SLAVE ADDRESS (MAD) = 1000 1100.
- 3. A = acknowledge, generated by the slave. No acknowledge, if the supply voltage is below 8.2 V for start-up and 8.0 V for shut-down procedure.
- 4. SUBADDRESS (SAD).
- DATA byte. If more than 1 byte of DATA is transmitted, then no auto-increment of the significant subaddress is performed.
- 6. P = STOP condition.

It should be noted that clock pulses according to the 400 kHz specification are accepted for 3.3 and 5 V applications (reference level = 1.8 V).

Default register values after power-up are random. All registers have to be preset via software before the soft start is enabled.

Important: If register contents are changed during the vertical scan, this might result in a visible interference on the screen. The cause for this interference is the abrupt change of picture geometry which takes effect at random locations within the visible picture. To avoid this kind of interference, at least the adjustment of some critical geometry parameters should be synchronized with the vertical flyback. The TDA4856 offers a feature to synchronize any I²C-bus adjustment with the internal vertical flyback pulse. For this purpose the IC offers two different modes for the handling of I²C-bus data:

- Direct mode
- · Buffered mode.

Direct mode

The direct mode is selected by setting the MSB of the I²C-bus register subaddress to logic 0.

Any I^2C -bus command is executed immediately after it was received, so the adjustment takes effect immediately after the end of I^2C -bus transmission.

This mode should be used if many register values have to be changed subsequently, i.e. during start-up, mode change, etc., and while there is no picture visible on the screen (blanked). The number of transmissions per V-period is not limited.

Buffered mode

The buffered mode is selected by setting the MSB of the I²C-bus register subaddress to logic 1.

This mode is designed to avoid visible interferences on the screen during the I²C-bus adjustments. This mode should be used, if a single register has to be changed while the picture is visible, so i.e. for user adjustments.

One received I²C-bus data byte is stored in an internal 8-bit buffer before it is passed to the DAC section. The first internal vertical blanking pulse (VBL) after end of transmission is used to synchronize the adjustment change with the vertical flyback. So the actual change of the picture size, position, geometry, etc. will take place during the vertical flyback period, and will thus be invisible.

The IC gives acknowledge for chip address, subaddress and data of a buffered transmission. Only one I²C-bus transmission is accepted after each vertical blank. After one buffered transmission, the IC gives no acknowledge for further transmissions until next VBL pulse has occurred. The buffered mode is disabled while the IC is in standby mode.

TDA4856

List of I²C-bus controlled switches

I²C-bus data can be transmitted in direct or buffered mode and is defined by the MSB of the register subaddress:

- SAD1 is the register subaddress to be used for transmissions in direct mode
- SAD2 is the register subaddress to be used for transmissions in buffered mode.

Table 5 Controlled switches; notes 1 and 2

CONTROL	FUNCTION	SAD1	SAD2		REC	SIST	ER A	SSIC	SNM	ENT	
BIT	FUNCTION	(HEX)	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
BLKDIS	0: vertical, protection and horizontal unlock blanking available on pins CLBL and HUNLOCK	0A	8A	х	D6	#	#	#	#	#	#
	1: only vertical and protection blanking available on pins CLBL and HUNLOCK										
AGCDIS	0: AGC in vertical oscillator active	0B	8B	#	D6	#	#	#	#	#	#
	1: AGC in vertical oscillator inhibited										
FHMULT	0: EW output independent of horizontal frequency	0B	8B	D7	#	#	#	#	#	#	#
	1: EW output tracks with horizontal frequency										
vsc	0: VLIN, HCORT and HCORB adjustments enabled	02	82	×	D6	#	#	#	#	#	#
	1: VLIN, HCORT and HCORB adjustments forced to centre value										
MOD	0: horizontal and vertical moire cancellation enabled	08	88	D7	#	#	#	#	#	#	#
	1: horizontal and vertical moire cancellation disabled										
VOVSCN	0: vertical size 100%	0F	8F	Х	D6	#	#	#	#	#	#
	1: vertical size 116.8% for VGA350										
CLAMP	0: trailing edge for horizontal clamp	09	89	#	D6	#	#	#	#	#	#
•	1: leading edge for horizontal clamp										
VBLK	0: vertical blanking = 260 μs	09	89	D7	#	#	#	#	#	#	#
	1: vertical blanking = 340 μs										
ACD	0: ASCOR disconnected from PLL2	04	84	Х	D6	#	#	#	#	#	#
	1: ASCOR internally connected with PLL2			İ							
STDBY ⁽³⁾	0: internal power supply enabled	1A	9A	#	Х	Х	Х	Х	Х	#	D0
	1: internal power supply disabled									'	
SOFTST ⁽³⁾	0: soft start not released (pin HPLL2 pulled to ground)	1A	9A	#	Х	X	X	Х	Х	D1	#
	1: soft start is released (power-up via pin HPLL2)										

Notes

- 1. X = don't care.
- 2. # = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred
- 3. Bits STDBY and SOFTST can be reset by the internal protection circuit.

TDA4856

²C-bus data can be transmitted in direct or buffered mode and is defined by the MSB of the register subaddress: SAD2 is the register subaddress to be used for transmissions in buffered mode. SAD1 is the register subaddress to be used for transmissions in direct mode

Table 6 Controlled functions; notes 1 and 2

			SAD1	SAD2		RE	IST	RA	SSIG	REGISTER ASSIGNMENT	눋		CONTROL		NOITONIE	
FUNCTION	NAME	2 2	(HEX)	(HEX)	2	90	D5	10	D3	D2	10	8	ВІТ	RANGE	TRACKS WITH	
Horizontal size	HSIZE	8	10	81	04	9Q	50	72	8	20	5	20		0.1 to 3.6 V	1	
Horizontal position	HPOS	8	20	28	D7	D6	DS	7	D3	20	10	8	1	±13% of horizontal period		
Horizontal pincushion	NIGH	9	0F	8F	×	#	50	40	23	02	2	8	l	0 to 1.42 V	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD	
Horizontal trapezium correction	HTRAP	9	03	83	×	×	52	40	8	02	2	8	1	±500 mV (p-p)	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD	
Horizontal corner correction at top of picture	HCORT	9	04	84	×	#	D2	7	D3	02	2	8	VSC	+15 to –46% of parabola amplitude	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD	
Horizontal corner correction at bottom of picture	HCORB	9	02	82	×	#	50	72	23	02	2	8	VSC	+15 to –46% of parabola amplitude	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD	T
Horizontal parallelogram	HPARAL	9	60	88	#	#	D5	D4	23	20	2	8	ACD	±1.2% of horizontal period	VSIZE, VOVSCN and VPOS	Т —
EW pin balance	HPINBAL	9	80	88	#	#	D5	7	23	22	2	8	ACD	±1.2% of horizontal period	VSIZE, VOVSCN and VPOS	1
Vertical size	VSIZE	7	80	88	#	D6	D5	D4	D3	D2	10	00	I	60 to 100%	VSMOD	_
Vertical position	VPOS	7	00	G8	X	D6	D5	D4	D3	D2	10	00	1	±11.5%	VSMOD	
Vertical gain	VGAIN	9	οΑ	8A	X	#	D5	D4	D3	D2	D1	00	1	70 to 100%	-	
Vertical offset	VOFFS	4	0E	38	#	#	#	#	D3	D2	D1	8	1	∓4%	-	
Vertical linearity	VLIN	4	05	85	D7	D6	D5	72	#	#	#	#	NSC	-2 to -46%	VSIZE, VOVSCN, VPOS and VSMOD	
Vertical linearity balance	VLINBAL	4	90	85	#	#	#	#	D3	70	70	8	ı	±1.4% of 100% vertical size	VSIZE, VOVSCN, VPOS and VSMOD	

List of I²C-bus controlled functions

TDA4856


HINCHION	NAME	O H G	SAD1	SAD1 SAD2		REG	ISTE	R A	SSIG	REGISTER ASSIGNMENT	누		CONTROL	DANGE	FUNCTION
		_	(HEX)	(нех) (нех)	D7	90	D2	7	D3	D6 D5 D4 D3 D2 D1 D0	5	8	FIE	1000	TRACKS WITH
Moire	VMOIRE	9	00	80	×	×	50	7	8	X D5 D4 D3 D2 D1	7	8	MOD	0 to 0.08% of	1
cancellation via vertical position														vertical amplitude	
Moire	HMOIRE	9	90	98	×	×	05	42	<u>B3</u>	X D5 D4 D3 D2 D1 D0	<u>ال</u>	8	MOD	0.07% of horizontal	1
cancellation via												-		period	
horizontal				_											
Vertical focus	VFOCUS	4	JOE	8	D7 D6 D5 D4	90	22	2	#	#	#	#	,	0 to 1.1 V	VSIZE, VOVSCN
		•													and VPOS
Horizontal focus HFOCUS	HFOCUS	2	၁	သ္ထ	#	#	×	7	8	X D4 D3 D2 D1 D0	<u> </u>	8	1	0 to 3.3 V	nama.
Horizontal focus	HFOCAD	2	သ	8C	2 0	X 90	×	#	#	*	#	#	1	300 to 450 ns	1
pre-correction											\dashv	\dashv			

Salon .

1. X = don't car

= this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred.

TDA4856



Start-up procedure

 $V_{CC} < 8.3 V$:

- As long as the supply voltage is too low for correct operation, the IC will give no acknowledge due to internal Power-on reset (POR)
- Supply current is 9 mA or less.

 $V_{CC} > 8.3 \text{ V}$:

- The internal POR has ended and the IC is in standby mode
- Control bits STDBY and SOFTST are reset to their start values
- · All other register contents are random
- Pin HUNLOCK is at HIGH-level.

Setting control bit STDBY = 0:

- · Enables internal power supply
- · Supply current increases from 9 to 70 mA
- When V_{CC} < 8.6 V register SOFTST cannot be set by the I²C-bus
- · Output stages are disabled, except the vertical output
- Pin HUNLOCK is at HIGH-level.

Setting all registers to defined values:

 Due to the hardware configuration of the IC (no auto-increment) any register setting needs a complete 3-byte I²C-bus data transfer as follows: START - IC address - subaddress - data - STOP.

Setting control bit SOFTST = 1:

- Before starting the soft-start sequence a delay of minimum 80 ms is necessary to obtain correct function of the horizontal drive
- HDRV duty cycle increases
- · BDRV duty cycle increases
- PLL1 and PLL2 are enabled.


IC in full operation:

- Pin HUNLOCK is at LOW-level when PLL1 is locked
- Any change of the register content will result in immediate change of the output behaviour
- Setting control bit SOFTST = 0 is the only way (except power-down via pin V_{CC}) to leave the operating mode.

Soft-down sequence:

• See L4 of Fig.19 for starting the soft-down sequence.

TDA4856



Protection and standby mode

Soft-down sequence:

- Start the sequence by setting control bit SOFTST = 0
- · BDRV duty cycle decreases
- HDRV duty cycle decreases.

Protection mode:

- · Pins HDRV and BDRV are floating
- Continuous blanking at pin CLBL is active
- · Pin HUNLOCK is floating
- · PLL1 and PLL2 are disabled
- · Register contents are kept in internal memory.


Protection mode can be left by 3 ways:

- Entering standby mode by setting control bit SOFTST = 0 and control bit STDBY = 1
- Starting the soft-start sequence by setting control bit SOFTST = 1 (bit STDBY = don't care); see L3 of Fig.18 for continuation
- 3. Decreasing the supply voltage below 8.1 V.

Standby mode:

- Set control bit STDBY = 1
- Driver outputs are floating (same as protection mode)
- Supply current is 9 mA
- Only the I²C-bus section and protection circuits are operative
- Contents of all registers except the value of bit STDBY and bit SOFTST are lost
- · See L2 of Fig.18 for continuation.

TDA4856



Power-down mode

Power dip of V_{CC} < 8.6 V:


- The soft-down sequence is started first.
- Then the soft-start sequence is generated internally.

Power dip of V_{CC} < 8.1 V or V_{CC} shut-down:

- This function is independent from the operating mode, so it works under any condition.
- All driver outputs are immediately disabled
- · IC enters standby mode.


Standby mode detection

Execute data transmission twice to assure that there was no data transfer error.



TDA4856


APPLICATION INFORMATION



For f < 50 kHz and C2 < 47 nF calculation formulas and behaviour of the OTA are the same as for an OP. An exception is the limited output current at BOP (pin 3). See Chapter "Characteristics", Row Head "B+ control section; see Figs 22 and 23".

(1) The recommended value for R6 is 1 k Ω .


a. Feedback mode application.





b. Waveforms for normal operation.

c. Waveforms for fault condition.

Fig.22 Application and timing for feedback mode.








TDA4856


PLL2 soft start sequence and PLL2 soft-down sequence




1999 Jul 13

Fig.25 Activation of PLL2 soft-start sequence and PLL2 soft-down sequence via the I²C-bus.

TDA4856



Vertical linearity error




(4) $I_3 = I_{VOUT}$ at $V_{VCAP} = 3.3 \text{ V}$.

Which means: $l_0 = \frac{l_1 - l_3}{2}$

Vertical linearity error = $1 - \max \left(\frac{l_1 - l_2}{l_0} \text{ or } \frac{l_2 - l_3}{l_0} \right)$

Fig.27 Definition of vertical linearity error.

Horizontal focus pre-correction




(2) Horizontal focus parabola at FOCUS (pin 32).

Fig.28 Definition of horizontal focus pre-correction.

TDA4856

Printed-circuit board layout



TDA4856

INTERNAL PIN CONFIGURATION

PIN	SYMBOL	INTERNAL CIRCUIT		
1	HFLB	1.5 kΩ 1.7 x 1.5 kΩ 1.7 x 1.7 x 1.5 kΩ		
2	XRAY	2 - 5 kΩ 6.25 V MBG562		
3	ВОР	3 MBGS63		
4	BSENS	4 MBG564		

PIN	SYMBOL	INTERNAL CIRCUIT	
5	BIN	(5)————————————————————————————————————	
6	BDRV	6 MBGS66	
7	PGND	power ground, connected to substrate	
8	HDRV	(8)	
9	XSEL	9 4 kΩ MBK381	
10	Vcc	10 MGM090	
11	EWDRV	108 Ω 108 Ω MBG570	

$\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controller for PC monitors

PIN	SYMBOL	INTERNAL CIRCUIT	
12	VOUT2	12 MBG671	
13	VOUT1	(13) MBG572	
14	VSYNC	100 Ω 7.3 V A MBG573	
15	HSYNC	1.28 V 1.3 V 1.4 V 1.4 V 1.6 MBG574	
16	CLBL	16 MBG575	

PIN	SYMBOL	INTERNAL CIRCUIT	
17	HUNLOCK	(1) MGM091	
18	SCL	18 MGM092	
19	SDA	19 T MGM093	
20	ASCOR	480 Ω 20 MGM094	
21	VSMOD	250 Ω 5 V MGM095	

$\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controller for PC monitors


PIN	SYMBOL	INTERNAL CIRCUIT
22	VAGC	22 MBG581
23	VREF	23 - 3 V — MBG582
24	VCAP	(24) MBG583
25	SGND	signal ground
26	HPLL1	4.3 V MGM096


PIN	SYMBOL	INTERNAL CIRCUIT		
27	HBUF	\$7 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
28	HREF			
29	НСАР	76 Ω 2.525 V		
30	HPLL2	7.7 V 30 HFLB 6.25 V MGM098		

TDA4856

PIN	SYMBOL	INTERNAL CIRCUIT	
31	HSMOD	31 250 Ω MGM099	
32	FOCUS	120 Ω 200 Ω 120 Ω MGM100	

Electrostatic discharge (ESD) protection






TDA4856

PACKAGE OUTLINE

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT232-1				□ •	92-11-17 95-02-04

TDA4856

SOLDERING

Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD		
PACKAGE	DIPPING	WAVE	
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable ⁽¹⁾	

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

1999 Jul 13 54

| 7110826 0177327 3T2 📟

TDA4856

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values of the device at these or at	n accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.
Application information	
Where application informat	ion is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

1999 Jul 13 55