





### DIGITAL AMPLIFIER POWER STAGE

### **FEATURES**

- 70-W RMS Power (BTL) Into 4  $\Omega$  With Less Than 0.2% THD+N
- 85-W RMS Power (BTL) Into 4 Ω With Less Than 10% THD+N (DKD)
- 95-dB Dynamic Range (TDAA System With TAS5026)
- Power Efficiency Greater Than 90% Into 4- $\Omega$  and 8- $\Omega$  Loads
  - Smaller Power Supplies
- Self-Protecting Design
- 32-Pin TSSOP (DAD) PowerPAD™ Package
- 36-Pin PSOP3 (DKD) PowerPAD Package
- 3.3-V Digital Interface
  - Built-in Converter From 3.3V to PVDD
- EMI Compliant When Used With Recommended System Design
  - Proven Design

# THD + NOISE vs OUTPUT POWER RL = $4 \Omega$ TC = $75^{\circ}$ C 0.01 100m 1 10 PO – Output Power – W


### **APPLICATIONS**

- DVD Receiver
- Home Theatre
- Mini/Micro Component Systems
- Internet Music Appliance

### DESCRIPTION

The TAS5111 is a high-performance digital amplifier power stage designed to drive a 4- $\Omega$  speaker up to 70 W with 0.2% distortion plus noise. The device incorporates TI's Equibit<sup>TM</sup> technology and is used in conjunction with a digital audio PWM processor (TAS50XX) and a simple passive demodulation filter to deliver high-quality, high-efficiency digital audio amplification.

The efficiency of this digital amplifier can be greater than 90%, depending on the system design. Overcurrent protection, overtemperature protection, and undervoltage protection are built into the TAS5111, safeguarding the device and speakers against fault conditions that could damage the system.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Equibit and PowerPAD are trademarks of Texas Instruments. Other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **GENERAL INFORMATION**


### **Terminal Assignment**

The TAS5111 is offered in a thermally enhanced 32-pin TSSOP surface-mount package (DAD) and 36-pin PSOP3 (DKD). The DAD and DKD packages have the thermal pad on top.

### DAD PACKAGE (TOP VIEW)



### DKD PACKAGE (TOP VIEW)



### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

TAS5111	UNITS
DVDD TO DGND	-0.3 V to 4.2 V
GVDD TO GND	33.5 V
PVDD_X TO GND (dc voltage)	33.5 V
PVDD_X TO GND (spike voltage(2))	48 V
OUT_X TO GND (dc voltage)	33.5 V
OUT_X TO GND (spike voltage(2))	48 V
BST_X TO GND (dc voltage)	48 V
BST_X TO GND (spike voltage(2))	53 V
GREG TO GND (3)	14.2 V
PWM_XP, RESET, M1, M2, M3, SD, OTW	-0.3 V to DVDD + 0.3 V
Maximum operating junction temperature, T <sub>J</sub>	-40°C to 150°C
Storagetemperature	-40°C to 125°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolutemaximum-ratedconditions for extended periods may affect device reliability.
- (2) The duration of voltage spike should be less than 100 ns.
- (3) GREG is treated as an input when the GREG pin is overdriven by GVDD of 12 V.

### ORDERING INFORMATION

TA	PACKAGE	DESCRIPTION
0°C to 70°C	TAS5111DAD	32-pin small TSSOP
	PRCTAS5'DIDKDIEW	36-pin large PSOP3

 For the most current specification and package information, refer to our web site at www.ti.com.

### PACKAGE DISSIPATION RATINGS

PACKAGE	R <sub>θ</sub> JC (°C/W)	R <sub>θ</sub> JA (°C/W)
36-Pin DKD PSOP3	0.85	See Note 1
32-Pin DAD TSSOP	1.69	See Note 1

(1) Both versions of the TAS5111 package are thermally enhanced for conductive cooling using an exposed metal pad area. It is impractical to use the devices with the pad exposed to ambient air as the only heat sinking of the device.

For this reason,  $R_{\theta JA}$  a system parameter that characterizes the thermal treatment provided in the application. An example and discussion of typical system  $R_{\theta JA}$  values are provided in the *Thermal Information* section. This example provides additional information regarding the power dissipation ratings. This example should be used as a reference to calculate the heat dissipation ratings for a specific application. TI application engineering provides technical support to design heat sinks if needed. Also, for additional general information on PowerPad packages, see TI (SLMA002).




### **Terminal Functions**

TERMINAL			(4)			
NAME	DKD	DAD	FUNCTION <sup>(1)</sup>	DESCRIPTION		
BST_A	22	19	Р	HS bootstrap supply (BST), external capacitor to OUT_A required		
BST_B	33	30	Р	HS bootstrap supply (BST), external capacitor to OUT_B required		
DGND	9, 14	8, 13	Р	I/O reference ground		
DREG	8	7	Р	Digital supply voltage regulator decoupling pin, capacitor connected to DREG_RTN		
DREG_RTN	5	4	Р	Decoupling return pin		
DVDD	12	11	Р	I/O reference supply input (3.3V): 100 $\Omega$ to DREG		
GND	1, 3, 16, 18, 21, 27, 28, 34	2,15, 18, 24, 25, 31	Р	Power ground		
GREG	6, 19, 36	5	Р	Gate drive voltage regulator decoupling pin, capacitor to GND		
GVDD	20, 35	17, 32	Р	Voltage supply to on-chip gate drive and digital supply voltage regulators		
M1	10	9	1	Mode selection pin		
M2	11	10	I	Mode selection pin		
M3	7	6	I	Mode selection pin		
OTW	15	14	0	Overtemperature warning output, open drain with internal pullup		
OUT_A	25, 26	22, 23	0	Output, half-bridge A		
OUT_B	29, 30	26, 27	0	Output, half-bridge B		
PVDD_A	23, 24	20, 21	Р	Power supply input for half-bridge A		
PVDD_B	31, 32	28, 29	Р	Power supply input for half-bridge B		
PWM_AP	17	16	I	Input signal, half-bridge A		
PWM_BP	2	1	I	Input signal, half-bridge B		
RESET	4	3	I	Reset signal, active low		
SD	13	12	0	Shutdown signal for half-bridges A and B		

SD | 13 | 12 | (1) | | = input, O = Output, P = Power



### **FUNCTIONAL BLOCK DIAGRAM**





### **RECOMMENDED OPERATING CONDITIONS**

			MIN	TYP	MAX	UNIT
DVDD	Digital supply (1)	Relative to DGND	3	3.3	3.6	V
GVDD	Supply for internal gate drive and logic regulators	Relative to GND	16	29.5	30.5	V
PVDD_x	Half-bridge supply	Relative to GND, R <sub>L</sub> = 4 $\Omega$ to 8 $\Omega$	0	29.5	30.5	V
TJ	Junctiontemperature		0		125	°C

<sup>(1)</sup> It is recommended for DVDD to be connected to DREG via a 100- $\Omega$  resistor.

### **ELECTRICAL CHARACTERISTICS**

PVDD\_X = 29.5 V, GVDD = 29.5 V, DVDD = 3.3 V, DVDD connected to DREG via a 100- $\Omega$  resistor, R<sub>L</sub> = 4  $\Omega$ , 8X f<sub>S</sub> = 384 kHz, unless otherwise noted

			TYPICAL	OVER TEMPERATURE					
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>A</sub> =25°C	T <sub>A</sub> =25°C	T <sub>Case</sub> = 75°C	T <sub>A</sub> =40°C TO 85°C	UNITS	MIN/TYP/ MAX	
AC PERF	DRMANCE, BTL Mode, 1 k	Hz							
		$R_L = 8 \Omega$ , THD = 0.2%, AES17 filter			40		W	Тур	
		$R_L = 8 \Omega$ , THD = 10%, AES17 filter			53		W	Тур	
D.	0.45.45.55.55	$R_L = 6 \Omega$ , THD = 0.2%, AES17 filter			53		W	Тур	
Po	Output power	$R_L = 6 \Omega$ , THD = 10%, AES17 filter			68		W	Тур	
		$R_L = 4 \Omega$ , THD = 0.2%, AES17 filter			74		W	Тур	
		$R_L = 4 \Omega$ , THD = 10%, AES17 filter			93		W	Тур	
THD+N Total ha		Po = 1 W/ channel, $R_L = 4 \Omega$ , AES17 filter			0.05%			Тур	
	Total harmonic distortion + noise	Po = 10 W/channel, $R_L = 4 \Omega$ , AES17 filter			0.03%			Тур	
		Po = 70 W/channel, $R_L = 4 \Omega$ , AES17 filter			0.2%			Тур	
Noise	Output integrated noise	A-weighted, mute, $R_L = 4 \Omega$ , 20 Hz to 20 kHz, AES17 filter			295		μV	Max	
SNR	Signal-to-noiseratio	A-weighted			95		dB	Тур	
DR	Dynamic range	f = 1 kHz, A-weighted			95		dB	Тур	
INTERNA	VOLTAGE REGULATOR								
DREG	\/alta ma na mulatan	$I_0 = 1 \text{ mA},$	3.1				V	Min	
DREG	Voltageregulator	PVDD = 18 V-30.5 V	3.1				V	Max	
GREG	Valta na na mulatan	$I_0 = 1.2 \text{ mA},$	40.4				V	Min	
GREG	Voltageregulator	PVDD = 18 V-30.5 V	13.4				V	Max	
IVGDD	GVDD supply current, operating	f <sub>S</sub> = 384 kHz, no load, 50% duty cycle		27			mA	Max	
IDVDd	DVDD supply current, operating	fg = 384 kHz, no load	1	5			mA	Max	
OUTPUT	STAGE MOSFETs								
R <sub>on,LS</sub>	Forward on-resistance, LS	T <sub>J</sub> = 25°C	110	132			mΩ	Max	
R <sub>on,HS</sub>	Forward on-resistance, HS	T <sub>J</sub> = 25°C	110	132			mΩ	Max	



### **ELECTRICAL CHARACTERISTICS**


PVDD\_X = 29.5 V, GVDD = 29.5 V, DVDD = 3.3 V, DVDD connected to DREG via a 100- $\Omega$  resistor, R<sub>L</sub> = 4  $\Omega$ , 8X f<sub>S</sub> = 384 kHz, unless otherwise noted

			TYPICAL	OVER TEMPERATURE					
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>A</sub> =25°C	T <sub>A</sub> =25°C	T <sub>Case</sub> = 75°C	T <sub>A</sub> =40°C TO 85°C	UNITS	MIN/TYP/ MAX	
INPUT/OU	TPUT PROTECTION								
	Undervoltageprotection	Set the DUT in normal operation mode with all the protections enabled. Sweep	operation mode with all the protections enabled. Sweep GVDD up and down. Monitor SD output. Record the GREG reading when SD is	6.9			V	Min	
V <sub>uvp,</sub> G	limit, GVDD	SD output. Record the		7.9			V	Max	
OTW	Overtemperaturewarning		125				°C	Тур	
OTE	Overtemperatureerror		150				°C	Тур	
ОС	Overcurrent protection	See Note 1.	8				Α	Тур	
STATIC DI	GITAL SPECIFICATION								
	PWM_AP, PWM_BP, M1, M2, M3, SD, OTW								
				2			V	Min	
$V_{IH}$	High-level input voltage			DVDD			V	Max	
V <sub>IL</sub>	Low-level input voltage			0.8			V	Max	
				-10			μΑ	Min	
Leakage	Input leakage current			10			μΑ	Max	
OTW/SHU	TDOWN (SD)	•					•	•	
	Internally pull up R from OTW/SD to DVDD		28	22			kΩ	Min	
VOL	Low level output voltage	$I_O = 4 \text{ mA}$		0.4			V	Max	

<sup>(1)</sup> To optimize device performance and prevent overcurrent (OC) protection tripping, the demodulation filter must be designed with special care. See DemodulationFilter Design in the ApplicationInformation section of the data sheet and consider the recommended inductors and capacitors for optimalperformance. It is also important to consider PCB design and layout for optimum performance of the TAS5111. It is recommended to review the TAS5026-5111KEVM (S/N 001) design and layout documents as an example.




### SYSTEM CONFIGURATION USED FOR CHARACTERIZATION



LPCB : TRACK IN THE PCB (1.0 mm wide and 50 mm long)



### TYPICAL CHARACTERISTICS










Figure 2



















### THEORY OF OPERATION

### **POWER SUPPLIES**


The power device only requires two supply voltages, GVDD and PVDD X.

GVDD is the gate drive supply for the device, regulated internally down to approximately 12 V, and decoupled with regards to board GND on the GREG pins through an external capacitor. GREG powers both the low side and high side via a bootstrap step-up conversion. The bootstrap supply is charged after the first low-side turnon pulse. Internal digital core voltage DREG is also derived from GVDD and regulated down by internal LDRs to 3.3 V.

The gate-driver LDR can be bypassed for reducing idle loss in the device by shorting GREG to GVDD and directly feeding in 12.0 V. This can be useful in an application where thermal conduction of heat from the device is difficult. Bypassing the LDR reduces dissipation by approximately 1 W at 30 V GVDD input.

PVDD\_X is the H-bridge power supply pin. Two power pins exists for each half-bridge to handle the current density. It is very important that the circuitry recommendations around the PVDD\_X pins are followed very carefully both topology- and layout-wise. For topology recommendations, see the *Typical System Configuration* section. For layout recommendations, see the reference design layout for the TAS5111. Following these recommendations is important for parameters like EMI, reliability, and performance.

### **POWERING UP**



During power up when RESET is asserted LOW, all MOSFETs are turned off and the two internal half-bridges are in the high-impedance state (Hi-Z). The bootstrap capacitors supplying high-side gate drive are at this point not charged. To comply with the click and pop scheme and

use of non-TI TDAA modulators it is recommended to use a 4-k $\Omega$  pulldown resistor on each PWM output node to ground. This precharges the bootstrap supply capacitors and discharges the output filter capacitor (see the *Typical TAS5111 Application Configuration* section).

After GVDD has been applied, it takes approximately 800 µs to fully charge the BST capacitor. Within this time, RESET must be kept low. After approximately 1 ms, the back-end bootstrap capacitor is charged.

RESET can now be released if the modulator is powered up and streaming valid PWM signals to the back-end PWM\_xP. Valid means a switching PWM signal which complies with the frequency and duty cycle ranges stated in the *Recommended Operating Conditions*.

A constant HIGH dc level on the PWM\_xP is not permitted, because it would force the high-side MOSFET ON until it eventually ran out of BST capacitor energy and might damage the device.

An unknown state of the PWM output signals from the modulator is illegal and should be avoided, which in practice means that the PWM processor must be powered up and initialized before RESET is de-asserted HIGH to the back end.

### POWERING DOWN

For power down of the back end, an opposite approach is necessary. The RESET must be asserted LOW before the valid PWM signal is removed.

When TI TDAA modulators are used in conjunction with TI TDAA back ends, the correct timing control of RESET and PWM xP is performed by the modulator.

### **PRECAUTION**

The TAS5111 must always start up in the high-impedance (Hi-Z) state. In this state, the bootstrap (BST) capacitor is precharged by a resistor on each PWM output node to ground. See the system configuration. This ensures that the back end is ready for receiving PWM pulses, indicating either HIGH- or LOW-side turnon after RESET is deasserted to the back end.

With the following pulldown and BST capacitor size the charge time is:

$$C = 33$$
 nF,  $R = 4.7$  k $\Omega$   
R × C × 5 = 775.5  $\mu$ s

After GVDD has been applied, it takes approximately 800 µs to fully charge the BST capacitor. During this time, RESET must be kept low. After approximately 1 ms the back end BST is charged and are ready. RESET can now be released if the PWM modulator is ready and is streaming valid PWM signals to the back end. Valid PWM signals are switching PWM signals with a frequency



between 350–400 kHz. A constant HIGH level on the PWM+ would force the high side MOSFET ON until it eventually ran out of BST capacitor energy. Putting the device in this condition should be avoided.

In practice this means that the DVDD-to-PWM processor (front-end) should be stable and initialization should be completed before RESET is deasserted to the back end.

An opposite approach is necessary when powering the system down. RESET must be asserted LOW before the valid PWM signal is removed.

### **CONTROL I/O**

### Shutdown Pin: SD

The  $\overline{SD}$  pin functions as an output pin and is intended for protection-mode signaling to, for example, a controller or other front-end device. The pin is open-drain with an internal pullup to DVDD.

The logic output is, as shown in the following table, a combination of the device state and RESET input:

SD	RESET	DESCRIPTION
0	0	Not used
0	1	Device in protection mode, i.e., UVP and/or OC and/or OT error
1(1)	0	Device sethigh-impedance (Hi-Z), SD forced high
1	1	Normaloperation

<sup>(1)</sup> SD is pulled high when RESET is asserted low independent of chip state (i.e., protection mode). This is desirable to maintain compatibility with some TI PWM front ends.

### **Temperature Warning Pin: OTW**

The OTW pin gives a temperature warning signal when temperature exceeds the set limit. The pin is of the open-drain type with an internal pullup to DVDD.

OTW	DESCRIPTION		
0	Junction temperature higher than 125°C		
1	Junction temperature lower than 125°C		

### **Overall Reporting**

The  $\overline{SD}$  pin, together with the  $\overline{OTW}$  pin, gives chip state information as described in Table 1.

**Table 1. Error Signal Decoding** 

OTW	SD	DESCRIPTION
0	0	Overtemperature error (OTE)
0	1	Overtemperature warning (OTW)
1	0	Overcurrent (OC) or undervoltage (UVP) error
1	1	Normal operation, no errors/warnings

### **Chip Protection**

The TAS5111 protection function is implemented in a closed loop with, for example, a system controller or other TI PWM processor (front-end) device. The TAS5111 contains three individual systems protecting the device against misuse. All of the error events covered result in the output stage being set in a high-impedance state (Hi-Z) for maximum protection of the device and connected equipment.

The device can be recovered by toggling RESET low and then high, after all errors are cleared.

### **Overcurrent (OC) Protection**

The device has individual forward current protection on both high-side and low-side power stage FETs. The OC protection works only with the demodulation filter present at the output. See *Filter Demodulation Design* in the *Application Information* section of the data sheet for design constraints.

### Overtemperature (OT) Protection

A dual temperature protection system asserts a warning signal when the device junction temperature exceeds 125°C. The OT protection circuit is shared by all half-bridges.

### **Undervoltage (UV) Protection**

Undervoltage lockout occurs when GVDD is insufficient for proper device operation. The UV protection system protects the device under power-up and power-down situations. The UV protection circuits are shared by all half-bridges.

### Reset Function

The function of the reset input is twofold:

- Reset is used for re-enabling operation after a latching error event (PMODE1).
- Reset is used for disabling output stage switching (mute function) (all PMODEs).

In PMODEs where the reset input functions as the means to re-enable operation after an error event, the error latch is cleared on the falling edge of reset and normal operation is resumed when reset goes high.

### PROTECTION MODE

### Latching Shutdown on All Errors (PMODE1)

In latching shutdown mode, all error situations result in a permanentshutdown (output stage Hi-Z). Re-enabling can be done by toggling the RESET pin.

### **MODE Pins Selection**

The protection mode is selected by shorting M1/M2 to DREG or DGND according to Table 2.



**Table 2. Protection Mode Selection** 

M1	M2	PROTECTION MODE
0	0	Reserved
0	1	Latching shutdown on all errors (PMODE1)
1	0	Reserved
1	1	Reserved

The output configuration mode is selected by shorting the M3 pin to DREG or DGND according to Table 3.

**Table 3. Output Mode Selection** 

М3	OUTPUT MODE
0	Bridge-tied load output stage (BTL)
1	Reserved

**NOTE:** When any of the RESET, MUTE, or ERROR\_RECOVER pins is asserted, the speaker outputs are set to high impedance (Hi-Z).

### APPLICATION INFORMATION

### **DEMODULATION FILTER DESIGN**

Design of the demodulation filter affects the performance of the power amplifier significantly. As a result, to ensure proper operation of the overcurrent (OC) protection circuit and meet the device THD+N specifications, the selection of the inductors used in the output filter must be considered according to the following. The rule is that the inductance should remain stable within the range of peak current seen at maximum output power and deliver at least 5  $\mu H$  of inductance at 15 A.

If this rule is observed, the TAS5111 will not have distortion issues due to the output inductors and overcurrent conditions will not occur due to inductor saturation in the output filter.

Another parameter to be considered is the idle current loss in the inductor. This can be measured or specified as inductor dissipation (D). The target specification for dissipation is less than 0.05.

In general,  $10-\mu H$  inductors suffice for most applications. The frequency response of the amplifier is slightly altered by the change in output load resistance; however, unless very tight control of frequency response is necessary (better than 0.5 dB), it is not necessary to deviate from  $10~\mu H$ .

The graphs in Figure 9 and NO TAG display the inductance vs current characteristics of two inductors that are recommended for use with the TAS5111.




Figure 9. Inductance Saturation

The selection of the capacitor that is placed across the output of each inductor ( $C_{load}$  in Figure 12) is very simple. To complete the output filter, use a 0.47- $\mu F$  capacitor with a voltage rating at least twice the voltage applied to the output stage (PVDD).

This capacitor should be a good quality polyester dielectric such as a Wima MKS2-047ufd/100/10 or equivalent.

In order to minimize the EMI effect of unbalanced ripple loss in the inductors, 0.1- $\mu$ F 50-V SMD capacitors (X7R or better) should be added from the output of each inductor to ground.

# GENERAL PRINCIPLES OF DEMODULATION FILTER DESIGN

The TDAA amplifier outputs are driven by heavy-duty DMOS transistors in an H-bridge configuration. These transistors are either off or fully on, which reduces the DMOS transistor on-state resistance, R(DMOSon), and the power dissipated in the device, thereby increasing efficiency.

The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. It is recommended that a second-order LC filter be used to recover the audio signal. For this application, EMI is considered important; therefore, the selected filter is the full-output type shown in Figure 10.






Figure 10. Demodulation Filter

The main purpose of the output filter is to attenuate the high-frequency switching component of the TDAA amplifier while preserving the signals in the audio band.

The first step in designing the filter is to construct the circuit and derive the transfer function, starting first with a half-circuit model and moving later to the full-bridge circuit. The half-circuit model of the Butterworth low-pass filter output is shown in Figure 11, with only one-half of the desired dc load resistance,  $R_{(load)}$ , of the speaker shown. The input signal, V(in), is the 352.8-kHz square-wave output of the TDAA amplifier, while the output,  $V_O$ , is the voltage developed across the speaker.




Figure 11. Butterworth Low-Pass Filter Half-Circuit Model

The transfer function for this half circuit is:

$$H(s) = \frac{\frac{1}{L_{(half)}^{C}(half)}}{s^{2} + \frac{1}{R_{(half)}^{C}(half)}} s + \frac{1}{L_{(half)}^{C}(half)}$$

The component values are:

$$C_{\text{(half)}} = \frac{1}{2\sqrt{2}\pi f_{\text{co}}R_{\text{(half)}}}$$

and

$$L_{\text{(half)}} = \frac{R_{\text{(half)}}}{\sqrt{2}\pi f_{\text{co}}}$$

The two half-circuit models are now combined to yield the actual bridge-tied load (BTL) circuit shown in Figure 12 and the capacitors and resistors are combined to provide the final BTL equations.




Figure 12. Combination of the Two Half-Circuit Models

$$\begin{split} R_{(load)} &= 2R_{(half)} \\ C_{(load)} &= \frac{1}{2\sqrt{2}\pi R_{(load)}^f co} \\ L &= L_{(half)} = \frac{\sqrt{2}\,R_{(load)}}{4\pi f_{co}} \end{split}$$

The inductance value is the same for the half- and full-bridge circuits because there are two inductances in the BTL circuit. Based on these BTL component values, the –3-dB cutoff frequency for the LC filter is:

$$f_{co} = \frac{1}{2\pi\sqrt{2} L C_{\text{(load)}}}$$

where the  $\sqrt{2}$  in the denominator is the result of transposing the inductance and capacitance values from the half-circuit to the BTL full-circuit model.

The capacitors labeled C1A and C1B in Figure 10 serve as high-frequency bypass capacitors acting as a common-mode filter and are empirically chosen to be approximately 10% of  $2\times C_L$ .

### THERMAL INFORMATION

The thermally augmented packages provided with the TAS5111 are designed to be interfaced directly to heat sinks using a thermal interface compound (for example, Wakefield Engineering type 126 thermal grease.) The heat sink then absorbs heat from the ICs and couples it to the local air. If the heatsink is carefully designed, this process can reach equilibrium and heat can be continually removed from the ICs. Because of the efficiency of the TAS5111, heat sinks will be smaller than those required for linear amplifiers of equivalent performance.

 $R_{\theta JA}$  is a system thermal resistance from junction to ambient air. As such, it is a system parameter with roughly the following components:



- R<sub>θJC</sub> (the thermal resistance from junction to case, or in this case the metal pad)
- Thermal grease thermal resistance
- Heat sink thermal resistance

 $R_{\theta JC}$  has been provided in the  $\emph{General Information}$  section.

The thermal grease thermal resistance can be calculated from the exposed pad area and the thermal grease manufacturer's area thermal resistance (expressed in °C-in²/W). The area thermal resistance of the example thermal grease with a 0.001 inch thick layer is about 0.054 °C-in²/W. The approximate exposed pad sizes are as follows:

36-pin PSOP3	0.116 in <sup>2</sup>
32-pin TSSOP	0.0164 in <sup>2</sup>

Dividing the example thermal grease area resistance by the area of the pad gives the actual resistance through the thermal grease for both parts:

36-pin PSOP3	0.47 °C/W
32-pin TSSOP	3.3 °C/W

Note that both  $R_{\theta JC}$  and the thermal grease resistance are better for the PSOP3 package. The PSOP3 package should be used when output power is high and/or when the heat sink must be restricted in size.

The thermal resistance of thermal pads is generally considerably higher than a thin thermal grease layer. Pads should only be used with the PSOP3 package. Thermal tape has an even higher thermal resistance and should not be used at all with either of these two packages.


Heat sink thermal resistance is generally predicted by the heat sink vendor, modeled using a continuous flow dynamics (CFD) model, or measured.

Thus, for a single monaural IC, the system  $R_{\theta JA} = R_{\theta JC}$  + thermal grease resistance + heat sink resistance.

The following table indicates modeled parameters for one TAS5111 IC on a heat sink. The junction temperature is set at 110°C in both cases while delivering 70 W RMS into 4- $\Omega$  loads with no clipping. It is assumed that the thermal grease is about 0.001 inch thick (this is critical).

	36-Pin PSOP3	32-Pin TSSOP
Ambienttemperature	25°C	25°C
Power to load	70 W	70 W
Delta T inside package	5.5°C	12.3°C
Delta T through thermal grease	3.2°C	21.1°C
Required heat sink thermal resistance	11.0°C/W	8.2°C/W
Junctiontemperature	110°C	110°C
System R <sub>0JA</sub>	12.3°C/W	13.2°C/W
$R_{\theta JA}$ * power dissipation	85°C	85°C

As an indication of the importance of keeping the thermal grease layer thin, if the thermal grease layer increases to 0.002 inches thick, the required heat sink thermal resistance changes to 5.2°C/W for the PSOP3 package and to 2.4°C/W for the TSSOP package.



### **CLICK AND POP REDUCTION**

Going from non-switching to switching operation causes a spectral energy burst to occur within the audio bandwidth, which is heard in the speaker as an audible click, for instance, after having asserted RESET LH during a system start-up.

To make this system work properly, the following design rules must be followed when using the TAS5111 back end:

 The relative timing between the PWM\_AP/M\_x signals and their corresponding VALID\_x signal



should not be skewed by inserting delays, because this increases the audible amplitude level of the click.

 The output stage must start switching from a fully discharged output filter capacitor. Because the output stage prior to operation is in the high-impedance state, this is done by having a passive pulldown resistor on each speaker output to GND (see Typical System Configuration).

Other things that can affect the audible click level:

- The spectrum of the click seems to follow the speaker impedance vs. frequency curve—the higher the impedance, the higher the click energy.
- Crossover filters used between woofer and tweeter in a speaker can have high impedance in the audio band, which should be avoided if possible.

Another way to look at it is that the speaker impulse response is a major contributor to how the click energy is shaped in the audio band and how audible the click will be.

The following mode transitions feature click and pop reduction.

STATE		CLICK AND POP REDUCED	
Normal(1)	$\rightarrow$	Mute	Yes
Mute	$\rightarrow$	Normal <sup>(1)</sup>	Yes
Normal(1)	$\rightarrow$	Error recovery (ERRCVY)	Yes
Error recovery	$\rightarrow$	Normal(1)	Yes
Normal <sup>(1)</sup>	$\rightarrow$	Hard Reset	No
Hard Reset	$\rightarrow$	Normal(1)	Yes

<sup>(1)</sup> Normal = switching


### **REFERENCES**

- TAS5000 Digital Audio PWM Processor data manual – TI (SLAS270)
- 2. True Digital Audio Amplifier TAS5001 Digital Audio PWM Processor data sheet TI (SLES009)
- 3. True Digital Audio Amplifier TAS5010 Digital Audio PWM Processor data sheet TI (SLAS328)
- 4. True Digital Audio Amplifier TAS5012 Digital Audio PWM Processor data sheet TI (SLES006)
- 5. TAS5026 Six-Channel Digital Audio PWM Processor data manual TI (SLES041)
- 6. TAS5036A Six-Channel Digital Audio PWM Processor data manual TI (SLES061)
- 7. TAS3103 Digital Audio Processor With 3D Effects data manual TI TI (SLES038)
- 8. *Digital Audio Measurements* application report– TI (SLAA114)
- 9. PowerPAD™ Thermally Enhanced Package technical brief TI (SLMA002)
- System Design Considerations for True Digital Audio Power Amplifiers application report – TI (SLAA117)



### DAD (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE (DIE DOWN)




- NOTES:A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions include mold flash or protrusion.
  - D. The package thermal performance may be enhanced by attaching an external heatsink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



### DKD (R-PDSO-G36)

### PLASTIC SMALL-OUTLINE




NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-166
- F. Falls within JEDEC MO-153

# DAD (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE (DIE DOWN)

38 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by attaching an external heatsink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated