

SPT9687

DUAL ULTRAFAST VOLTAGE COMPARATOR

FEATURES

- Propagation Delay <2.3 ns
- Propagation Delay Skew <300 ps
- Low Power: 185 mW
- Low Offset ±3 mV
- Low Feedthrough and Crosstalk
- Differential Latch Control

APPLICATIONS

- High-Speed Instrumentation, ATE
- High-Speed Timing
- Window Comparators
- Line Receivers
- A/D Conversion
- Threshold Detection


GENERAL DESCRIPTION

The SPT9687 is a dual, very high-speed monolithic comparator. It is pin compatible with, and has improved performance over Analog Device's AD9687. The SPT9687 is designed for use in Automatic Test Equipment (ATE), high-speed instrumentation, and other high-speed comparator applications.

Improvements over other sources include reduced power consumption, reduced propagation delays, and higher input impedance.

The SPT9687 is available in 16-lead SOIC, 16-lead plastic DIP, 20-lead PLCC and 20-contact LCC packages over the industrial temperature range. It is also available in die form.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C

Supply Voltages	Output
Positive Supply (V _{CC} to GND)0.5 to +6.0 V	Output Current30 mA
Negative Supply (VEE to GND)6.0 to +0.5 V	
Ground Voltage Differential0.5 to +0.5 V	Temperature
	Operating Temperature, ambient25 to +85 °C
Input Voltages	junction +150 °C
Input Voltage4.0 to +4.0 V	Lead Temperature, (soldering 60 seconds) +300 °C
Differential Input Voltage5.0 to +5.0 V	Storage Temperature65 to +150 °C
Input Voltage, Latch Controls VEE to 0.5 V	

Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

ELECTRICAL SPECIFICATIONS

T $_A$ = +25 $^{\circ}C,~V_{CC}$ = +5.0 V, V_{EE} = -5.20 V, R_L = 50 Ohm, unless otherwise specified.

	TEST	TEST		SPT9687		
PARAMETERS	CONDITIONS	LEVEL	MIN	TYP	MAX	UNITS
DC ELECTRICAL CHARACTERIS	TICS					
Input Offset Voltage	Rs = 0 Ohms1	III	-3	±.5	+3	mV
Input Offset Voltage	R _S = 0 Ohms ¹					
	T _{MIN} <t<sub>A<t<sub>MAX</t<sub></t<sub>	IV	-3.5		+3.5	mV
Offset Voltage Tempco		V		4		μV/°C
Input Bias Current		I		6	±20	μΑ
Input Bias Current	TMIN <ta<tmax< td=""><td>IV</td><td></td><td>7</td><td>±38</td><td>μΑ</td></ta<tmax<>	IV		7	±38	μΑ
Input Offset Current		I	-1.0		+1.0	μΑ
Input Offset Current	T _{MIN} <t<sub>A<t<sub>MAX</t<sub></t<sub>	IV	-1.5		+1.5	μΑ
Input Common Mode Range		I	-2.5		+2.5	V
Latch Enable						
Common Mode Range		IV	-2.0		0	V
Open Loop Gain		V		4000		V/V
Input Resistance		V		60		kΩ
Input Capacitance		V		3		pF
Input Capacitance	(LCC Package)	V		1		pF
Power Supply Sensitivity	V _{CC} and V _{EE}	IV	50	100		dB
Common Mode Rejection Ratio		IV	50	85		dB
Positive Supply Current		I		7	11	mA
Negative Supply Current		I		27	37	mA
Positive Supply Voltage		IV	4.75	5.0	5.25	V
Negative Supply Voltage		IV	-4.95	-5.2	-5.45	V
Power Dissipation	I OUTPUT = 0 mA	I		185	250	mW
OUTPUT LOGIC LEVELS (ECL 10	0 KH Compatible)					
Output High	50 Ohms to -2 V	ı	98		81	V
Output Low	50 Ohms to -2 V	ı	-1.95		-1.63	V
AC ELECTRICAL CHARACTERISTIC	CS2					
Propagation Delay	10 mV OD	III		2.0	2.3	ns
Latch Set-up Time		IV		0.6	1	ns

ELECTRICAL SPECIFICATIONS

T $_A$ = +25 $^{\circ}$ C, V $_{CC}$ = +5.0 V, V $_{EE}$ = -5.20 V, R $_L$ = 50 Ohm, unless otherwise specified.

	TEST	TEST		SPT9687		
PARAMETERS	CONDITIONS	LEVEL	MIN	TYP	MAX	UNITS
AC ELECTRICAL CHARACTE	RISTICS2					
Latch to Output Delay	50 mV OD	IV			3	ns
Latch Pulse Width		V		2		ns
Latch Hold Time		IV			0.5	ns
Rise Time	20% to 80%	V		1.2		ns
Fall Time	20% to 80%	V		1.2		ns

 $¹R_S$ = Source impedance.

TEST LEVEL CODES

All electrical characteristics are subject to the following conditions:


All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests; therefore, $T_J = T_C = T_A$.

TEST LEVEL TEST PROCEDURE

I 100% production tested at the specified temperature.
II 100% production tested at T_A=25 °C, and sample tested at the specified temperatures.
III QA sample tested only at the specified temperatures.
IV Parameter is guaranteed (but not tested) by design and characterization data.
V Parameter is a typical value for information purposes only.
VI 100% production tested at T_A = 25 °C. Parameter is quaranteed over specified temperature range.

Figure 1 - Timing Diagram



The set-up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signals occurring before t_s will be detected and held; those occurring after t_H will not be detected. Changes between t_s and t_H may not be detected.

²¹⁰⁰ mV input step.

SWITCHING TERMS (Refer to figure 1)

- t_{pdH} INPUT TO OUTPUT HIGH DELAY The propagation delay measured from the time the input signal crosses the reference voltage (± the input offset voltage) to the 50% point of an output LOW to HIGH transition.
- t_{pdL} INPUT TO OUTPUT LOW DELAY The propagation delay measured from the time the input signal crosses the reference voltage (\pm the input offset voltage) to the 50% point of an output HIGH to LOW transition.
- t_{pLOH} LATCH ENABLE TO OUTPUT HIGH DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to 50% point of an output LOW to HIGH transition.
- VOD VOLTAGE OVERDRIVE The difference between the differential input and the reference voltages.
- t_{pLOL} LATCH ENABLE TO OUTPUT LOW DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output HIGH to LOW transition.
- th MINIMUM HOLD TIME The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
- t_{pL} MINIMUM LATCH ENABLE PULSE WIDTH The minimum time that the Latch Enable signal must be HIGH in order to acquire an input signal change.
- ts MINIMUM SET-UP TIME The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.

TIMING INFORMATION

The timing diagram for the comparator is shown in figure 1. The latch enable (LE) pulse is shown at the top. If LE is high and $\overline{\text{LE}}$ low in the SPT9687, the comparator tracks the input difference voltage. When LE is driven low and $\overline{\text{LE}}$ high, the comparator outputs are latched into their existing logic states.

The leading edge of the input signal (which consists of a 50 mV overdrive voltage) changes the comparator output after a time of t_{pdL} or t_{pdH} (Q or \overline{Q}). The input signal must be maintained for a time t_{s} (set-up time) before the LE falling edge and \overline{LE} rising edge and held for time t_{H} after the falling edge for the comparator to accept data. After t_{H} , the output ignores the input status until the latch is strobed again. A minimum latch pulse width of t_{pL} is needed for strobe operation, and the output transitions occur after a time of t_{pLOH} or t_{pLOL} .


GENERAL INFORMATION

The SPT9687 is an ultrahigh-speed dual voltage comparator. It offers tight absolute characteristics. The device has differential analog inputs and complementary logic outputs compatible with ECL systems. The output stage is adequate for driving terminated 50 ohm transmission lines.

The SPT9687 has a complementary latch enable control for each comparator. Both should be driven by standard ECL logic levels.

The dual comparator shares the same V_{CC} and V_{EE} connections but have separate grounds for each comparator to achieve high crosstalk rejection.

Figure 2 - Internal Functional Diagram



TYPICAL INTERFACE CIRCUIT

The typical interface circuit using the comparator is shown in figure 3. Although it needs few external components and is easy to apply, there are several conditions that should be met to achieve optimal performance. The very high operating speeds of the comparator require careful layout, decoupling of supplies, and proper design of transmission lines.

Since the SPT9687 comparator is a very high frequency and high gain device, certain layout rules must be followed to avoid spurious oscillations. The comparator should be soldered to the board with component lead lengths kept as short as possible. A ground plane should be used, and the input impedance to the part should be kept as low as possible to decrease parasitic feedback. If the output board traces are longer than approximately one-half inch, microstripline techniques must be employed to prevent ringing on the output waveform. Also, the microstriplines must be terminated at the far end with the characteristic impedance of the line to prevent reflections. All supply voltage pins should be decoupled with high frequency capacitors as close to the device as possible. All ground and N/C pins should be connected to the same ground plane to further improve noise immunity and shielding. If using the SPT9687 as a single comparator, the outputs of the inactive comparator can be grounded, left open or terminated with 50 Ohms to -2 V. All outputs on the active comparator, whether used or unused, should have identical terminations to minimize ground current switching transients.

Note: To ensure proper power up of the device, the input should be kept below +1.5 V during power up.

4

Figure 3 - Typical Interface Circuit




Figure 5 - Equivalent Input Circuit




Figure 7 - Output Circuit





Figure 4 - Typical Interface With Hysteresis



Hysteresis is obtained by applying a DC bias to the LE pin.

 $V_{LE} = -1.3 \text{ V} \pm 100 \text{ mV}, V_{LE} = -1.3 \text{ V}.$

Represents line termination.

Figure 6 - AC Test Fixture






Figure 8 - Test Load




PACKAGE OUTLINES

16-Lead Plastic DIP



20-Contact Leadless Chip Carrier (LCC)



	INCHES		MILLIN	1ETERS
SYMBOL	MIN	MAX	MIN	MAX
А		.040 typ		1.02
В		.050 typ		1.27
С	0.045	0.055	1.14	1.40
D	0.345	0.360	8.76	9.14
Е	0.054	0.066	1.37	1.68
F		.020 typ		0.51
G	0.022	0.028	0.56	0.71
Н		0.075		1.91

MILLIMETERS

MAX

7.62

0.66

2.54

0.25

49.53

8.38

6.45

19.30

MIN

0.36

29.21

7.37

6.25

18.80

0.300

0.026

1.950


0.330


0.254


0.760

PACKAGE OUTLINES

20-Lead Plastic Leaded Chip Carrier (PLCC)










	INCHES		MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α		.045 typ		1.14
В				
С	0.350	0.356	8.89	9.04
D	0.385	0.395	9.78	10.03
E	0.350	0.356	8.89	9.04
F	0.385	0.395	9.78	10.03
G	0.042	0.056	1.07	1.42
Н	0.165	0.180	4.19	4.57
I	0.085	0.110	2.16	2.79
J	0.025	0.040	0.64	1.02
K	0.015	0.025	0.38	0.64
L	0.026	0.032	0.66	0.81
М	0.013	0.021	0.33	0.53
N		0.050		1.27
0	0.290	0.330	7.37	8.38

16-Lead Small Outline Integrated Circuit (SOIC)





	INCHES		MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.150	0.157	3.81	3.99
В	0.230	0.244	5.84	6.20
С	0.386	0.393	9.80	9.98
D	.050 Typ		1.27 Typ	
Е	0.0138	0.0192	0.35	0.49
F	0.004	0.0098	0.127	0.25
G	0.061	0.068	1.55	1.73
Н	0.0075	0.0098	0.19	0.25
Ī	0.055	0.061	1.40	1.55





PIN ASSIGNMENTS





PIN FUNCTIONS

FUNCTION

NAME	FUNCTION
Q _A	Output A
QΑ	Inverted Output A
GND _A	Ground A
LEA	Latch Enable A
LE A	Inverted Latch Enable A
VEE	Negative Supply Voltage
-IN _A	Inverting Input A
+IN _A	Non-Inverting Input A
+IN _B	Non-Inverting Input B
-IN _B	Inverting Input B
V _{CC}	Positive Supply Voltage
LE _B	Latch Enabled B
LE B	Inverted Latch Enable B
GND _B	Ground B
Q _B	Output B
Qв	Inverted Output B

ORDERING INFORMATION

PART NUMBER	Temperature Range	PACKAGE TYPE
SPT9687SIN	-25 to +85 °C	16L PDIP
SPT9687SIP	-25 to +85 °C	20L PLCC
SPT9687SIC	-25 to +85 °C	20C LCC
SPT9687SIS	-25 to +85 °C	16L SOIC
SPT9687SCU	+25 °C	Die*

^{*}Please see the die specification for guaranteed electrical performance.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© Copyright 2002 Fairchild Semiconductor Corporation