- Highest-Performance Fixed-Point Digital Signal Processor (DSP) TMS320C6415
 - 2.5-, 2-, 1.67-ns Instruction Cycle Time
 - 400-, 500-, 600-MHz Clock Rate
 - Eight 32-Bit Instructions/Cycle
 - Twenty-Eight Operations/Cycle
 - 3200, 4000, 4800 MIPS
 - Fully Software-Compatible With C62x™
 - Pin-Compatible With C6414/16 Devices
- VelociTI.2™ Extensions to VelociTI™
 Advanced Very-Long-Instruction-Word
 (VLIW) TMS320C64x™ DSP Core
 - Eight Highly Independent Functional Units With VelociTI.2™ Extensions:
 - Six ALUs (32-/40-Bit), Each Supports
 Single 32-Bit, Dual 16-Bit, or Quad
 8-Bit Arithmetic per Clock Cycle
 - Two Multipliers Support
 Four 16 x 16-Bit Multiplies
 (32-Bit Results) per Clock Cycle or
 Eight 8 x 8-Bit Multiplies
 (16-Bit Results) per Clock Cycle
 - Non-Aligned Load-Store Architecture
 - 64 32-Bit General-Purpose Registers
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- Instruction Set Features
 - Byte-Addressable (8-/16-/32-/64-Bit Data)
 - 8-Bit Overflow Protection
 - Bit-Field Extract, Set, Clear
 - Normalization, Saturation, Bit-Counting
 - VelociTI.2™ Increased Orthogonality
- L1/L2 Memory Architecture
 - 128K-Bit (16K-Byte) L1P Program Cache (Direct Mapped)
 - 128K-Bit (16K-Byte) L1D Data Cache (2-Way Set-Associative)
 - 8M-Bit (1024K-Byte) L2 Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation)
- Two External Memory Interfaces (EMIFs)
 - One 64-Bit (EMIFA), One 16-Bit (EMIFB)
 - Glueless Interface to Asynchronous Memories (SRAM and EPROM) and Synchronous Memories (SDRAM, SBSRAM, ZBT SRAM, and FIFO)

- 1280M-Byte Total Addressable External Memory Space
- Enhanced Direct-Memory-Access (EDMA)
 Controller (64 Independent Channels)
- Host-Port Interface (HPI)
 - User-Configurable Bus-Width (32-/16-Bit)
 - Access to Entire Memory Map
- 32-Bit/33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface Conforms to PCI Specification 2.2
 - Meets Requirements of PC99
 - Access to Entire Memory Map
 - Three PCI Bus Address Registers:
 Prefetchable Memory
 Non-Prefetchable Memory I/O
 - Four-Wire Serial EEPROM Interface
 - PCI Interrupt Request Under DSP Program Control
 - DSP Interrupt Via PCI I/O Cycle
- Three Multichannel Buffered Serial Ports (McBSPs)
 - Direct Interface to T1/E1, MVIP, SCSA Framers
 - ST-Bus-Switching Compatible
 - Up to 256 Channels Each
 - AC97-Compatible
 - Serial Peripheral Interface (SPI)
 Compatible (Motorola™)
- Universal Test and Operations PHY Interface for ATM (UTOPIA)
 - UTOPIA Level 2 Slave ATM Controller
 - 8-Bit Transmit and Receive Operations up to 50 MHz
 - User-Defined Cell Format up to 64 Bytes
- Sixteen General-Purpose I/O (GPIO) Pins
 - Programmable Interrupt/Event
 Generation Modes
- Flexible PLL Clock Generator
- IEEE-1149.1 (JTAG[†])
 Boundary-Scan-Compatible
- 532-Pin Ball Grid Array (BGA) Package (GLZ Suffix), 0.8-mm Ball Pitch
- 0.12-μm/6-Level Metal Process
 - CMOS Technology
- 3.3-V I/Os, 1.2-V Internal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc.


† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.



Tabl	e of Contents
GLZ BGA package (bottom view)	parameter measurement information
description	input and output clocks4
device characteristics 4	asynchronous memory timing
device compatibility	programmable synchronous interface timing 5
functional block and CPU (DSP core) diagram 6	synchronous DRAM timing
CPU (DSP core) description 7	HOLD/HOLDA timing
signal groups description 10	BUSREQ timing 6
device configurations	reset timing
multiplexed pins	external interrupt timing
debugging considerations	host-port interface (HPI) timing
terminal functions	peripheral component interconnect (PCI) timing 7
development support	multichannel buffered serial port (McBSP) timing 8
documentation support	UTOPIA Slave timing
clock PLL	timer timing 9
power-supply sequencing	general-purpose input/output (GPIO) port timing 9
absolute maximum ratings over operating case	JTAG test-port timing
temperature range	mechanical data
recommended operating conditions	
electrical characteristics over recommended ranges of supply voltage and operating case temperature 46	

GLZ BGA package (bottom view)

GLZ 532-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)



3 5 7 9 11 13 15 17 19 21 23 25 2 4 6 8 10 12 14 16 18 20 22 24 26

description

The TMS320C64x™ DSPs (including the TMS320C6415 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The TMS320C6415 (C6415) device is based on the second-generation high-performance, advanced VelociTl™ very-long-instruction-word (VLIW) architecture (VelocTI.2™) developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications. The C64x™ is a code-compatible member of the C6000™ DSP platform.

With performance of up to 4800 million instructions per second (MIPS) at a clock rate of 600 MHz, the C6415 device offers cost-effective solutions to high-performance DSP programming challenges. The C6415 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x™ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs)— with VelociTI.2™ extensions. The VelociTI.2™ extensions in the eight functional units include new instructions to accelerate the performance in key applications and extend the parallelism of the VelociTI™ architecture. The C6415 can produce two 32-bit multiply-accumulates (MACs) per cycle for a total of 1200 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4800 MMACS. The C6415 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000™ DSP platform devices.

The C6415 uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 128-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 128-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 8-Mbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. The peripheral set includes three multichannel buffered serial ports (McBSPs); an 8-bit Universal Test and Operations PHY Interface for Asynchronous Transfer Mode (ATM) Slave [UTOPIA Slave] port; three 32-bit general-purpose timers; a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a peripheral component interconnect (PCI); a general-purpose input/output port (GPIO) with 16 GPIO pins; and two glueless external memory interfaces (64-bit EMIFA and 16-bit EMIFB[†]), both of which are capable of interfacing to synchronous and asynchronous memories and peripherals.

The C6415 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TMS320C6000, C64x, and C6000 are trademarks of Texas Instruments.

Windows is a registered trademark of the Microsoft Corporation.

[†] The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.



device characteristics

Table 1 provides an overview of the C6415 DSP. The table shows significant features of the C6415 device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count.

Table 1. Characteristics of the C6415 Processor

	HARDWARE FEATURES	C6415
	EMIFA (64-bit bus width)	1
	EMIFB (16-bit bus width)	1
	EDMA (64 independent channels)	1
	HPI (32- or 16-bit user selectable)	1 (HPI16 or HPI32)
Peripherals	PCI (32-bit)	1
	McBSPs	3
	UTOPIA (8-bit mode)	1
	32-Bit Timers	3
	General-Purpose Input/Outputs (GPIOs)	16
	Size (Bytes)	1056K
On-Chip Memory	Organization	16K-Byte (16KB) L1 Program (L1P) Cache 16KB L1 Data (L1D) Cache 1024KB Unified Mapped RAM/Cache (L2)
CPU ID + CPU Rev ID	Control Status Register (CSR.[31:16])	0x0C01
Frequency	MHz	400, 500, 600
Cycle Time	ns	2.5 ns (C6415-400) 2 ns (C6415-500) 1.67 ns (C6415-600)
	Core (V)	1.2 V
Voltage	I/O (V)	3.3 V
PLL Options	CLKIN frequency multiplier	Bypass (x1), x6, x12
BGA Package	23 x 23 mm	532-Pin BGA (GLZ)
Process Technology	μm	0.12 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	PP
Device Part Numbers	(For more details on the C6000™ DSP part numbering, see Figure 4)	TMX320C6415GLZ

device compatibility

The C64x[™] family of devices has a diverse and powerful set of peripherals. The common peripheral set and pin-compatibility that the C6414, C6415, and C6416 devices offer lead to easier system designs and faster time to market. Table 2 identifies the peripherals and coprocessors that are available on the C6414, C6415, and C6416 devices.

The C6414, C6415, and C6416 devices are pin-for-pin compatible, provided the following conditions are met:

- All devices are using the same peripherals.
 - The C6414 is pin-for-pin compatible with the C6415/C6416 when the PCI and UTOPIA peripherals on the C6415/C6416 are disabled.
 - The C6415 is pin-for-pin compatible with the C6416 when they are in the same peripheral selection mode. [For more information on peripheral selection, see the Device Configurations section of the TMS320C6415 and TMS320C6416 device-specific data sheets (literature number SPRS146 and SPRS164, respectively).]
- The BEA[9:7] pins are properly pulled up/down.
 [For more details on the device-specific BEA[9:7] pin configurations, see the Terminal Functions table of the TMS320C6414, TMS320C6415, and TMS320C6416 device-specific data sheets (literature number SPRS134, SPRS146, and SPRS164, respectively).]


Table 2. Peripherals and Coprocessors Available on the C6414, C6415, and C6416 Devices

PERIPHERALS/COPROCESSORS	C6414	C6415	C6416
EMIFA (64-bit bus width)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
EMIFB (16-bit bus width)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
EDMA (64 independent channels)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
HPI (32- or 16-bit user selectable)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
PCI (32-bit)	_	$\sqrt{}$	$\sqrt{}$
McBSPs (McBSP0, McBSP1, McBSP2)	√	\checkmark	$\sqrt{}$
UTOPIA (8-bit mode)	_	\checkmark	$\sqrt{}$
Timers (32-bit) [TIMER0, TIMER1, TIMER2]	√	\checkmark	$\sqrt{}$
GPIOs (GP[15:0])	√	V	V
VCP/TCP Coprocessors	_	_	V

^{† —} denotes peripheral/coprocessor is *not* available on this device.

For more detailed information on the device compatibility and similarities/differences between the C6414, C6415, and C6416 devices, see the *How To Begin Development Today With the TMS320C6414, TMS320C6415, and TMS320C6416 DSPs* (literature number SPRA718).

functional block and CPU (DSP core) diagram



[†] The UTOPIA peripheral is muxed with McBSP1, and the PCI peripheral is muxed with the HPI peripheral and the GPIO[15:9] port. For more details on the multiplexed pins of these peripherals, see the Device Configurations section of this data sheet.



CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIWs) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C64x CPUs from other VLIW architectures. The C64x™ VelociTI.2™ extensions add enhancements to the TMS320C62x™ DSP VelociTI™ architecture. These enhancements include:

- Register file enhancements
- Data path extensions
- Quad 8-bit and dual 16-bit extensions with data flow enhancements
- Additional functional unit hardware
- Increased orthogonality of the instruction set
- Additional instructions that reduce code size and increase register flexibility

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 32 32-bit registers for a total of 64 general-purpose registers. In addition to supporting the packed 16-bit and 32-/40-bit fixed-point data types found in the C62x™ VelociTl™ VLIW architecture, the C64x™ register files also support packed 8-bit data and 64-bit fixed-point data types. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the functional block and CPU (DSP core) diagram, and Figure 1]. The four functional units on each side of the CPU can freely share the 32 registers belonging to that side. Additionally, each side features a "data cross path"—a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. The C64x CPU pipelines data-cross-path accesses over multiple clock cycles. This allows the same register to be used as a data-cross-path operand by multiple functional units in the same execute packet. All functional units in the C64x CPU can access operands via the data cross path. Register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle. On the C64x CPU, a delay clock is introduced whenever an instruction attempts to read a register via a data cross path if that register was updated in the previous clock cycle.

In addition to the C62xTM DSP fixed-point instructions, the C64xTM DSP includes a comprehensive collection of quad 8-bit and dual 16-bit instruction set extensions. These VelociTI.2TM extensions allow the C64x CPU to operate directly on packed data to streamline data flow and increase instruction set efficiency.

Another key feature of the C64x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C64x .D units can load and store bytes (8 bits), half-words (16 bits), and words (32 bits) with a single instruction. And with the new data path extensions, the C64x .D unit can load and store doublewords (64 bits) with a single instruction. Furthermore, the non-aligned load and store instructions allow the .D units to access words and doublewords on any byte boundary. The C64x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 64 registers. Some registers, however, are singled out to support specific addressing modes or to hold the condition for conditional instructions (if the condition is not automatically "true").

TMS320C62x is a trademark of Texas Instruments



CPU (DSP core) description (continued)

The two .M functional units perform all multiplication operations. Each of the C64x .M units can perform two 16×16 -bit multiplies or four 8×8 -bit multiplies per clock cycle. The .M unit can also perform 16×32 -bit multiply operations, dual 16×16 -bit multiplies with add/subtract operations, and quad 8×8 -bit multiplies with add operations. In addition to standard multiplies, the C64x .M units include bit-count, rotate, Galois field multiplies, and bidirectional variable shift hardware.

The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle. The arithmetic and logical functions on the C64x CPU include single 32-bit, dual 16-bit, and guad 8-bit operations.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. A C64x™ DSP device enhancement now allows execute packets to cross fetch-packet boundaries. In the TMS320C62x™/TMS320C67x™ DSP devices, if an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. In the C64x™ DSP device, the execute boundary restrictions have been removed, thereby, eliminating all of the NOPs added to pad the fetch packet, and thus, decreasing the overall code size. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes, half-words, or doublewords. All load and store instructions are byte-, half-word-, word-, or doubleword-addressable.

For more details on the C64x CPU functional units enhancements, see the following documents:

The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189)

TMS320C64x Technical Overview (literature number SPRU395)

How To Begin Development Today With the TMS320C6414 and TMS320C6415 DSPs (literature number SPRA718) application report

TMS320C67x is a trademark of Texas Instruments







Figure 1. TMS320C64x™ CPU (DSP Core) Data Paths




signal groups description



- † These pins are muxed with the GPIO port pins and by default these signals function as clocks (CLKOUT4 or CLKOUT6) or McBSP2 clock source (CLKS2). To use these muxed pins as GPIO signals, the appropriate GPIO register bits (GPxEN and GPxDIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet.
- ‡ These pins are GPIO pins that can also function as external interrupt sources (EXT_INT[7:4]). Default after reset is GPIO as input-only.
- § These GPIO pins are muxed with the PCI peripheral pins and by default these signals are set up to no function with both the GPIO and PCI pin functions disabled. For more details on these muxed pins, see the Device Configurations section of this data sheet.


Figure 2. CPU and Peripheral Signals





[†] The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.


Figure 3. Peripheral Signals



[†] These HPI pins are muxed with the PCI peripheral. By default, these signals function as HPI. For more details on these muxed pins, see the Device Configurations section of this data sheet.


Figure 3. Peripheral Signals (Continued)

[‡] These PCI pins (excluding PCBE0 and XSP_CS) are muxed with the HPI, McBSP2, or GPIO peripherals. By default, these signals function as HPI, McBSP2, and no function, respectively. For more details on these muxed pins, see the Device Configurations section of this data sheet.



- † These McBSP2 and McBSP1 pins are muxed with the PCI and UTOPIA peripherals, respectively. By default, these signals function as McBSP2 and McBSP1, respectively. For more details on these muxed pins, see the Device Configurations section of this data sheet.
- ‡ The McBSP2 clock source pin (CLKS2, default) is muxed with the GP8 pin. To use this muxed pin as the GP8 signal, the appropriate GPIO register bits (GP8EN and GP8DIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet.

Figure 3. Peripheral Signals (Continued)



[†] These UTOPIA pins are muxed with the McBSP1 peripheral. By default, these signals function as McBSP1. For more details on these muxed pins, see the Device Configurations section of this data sheet.

Figure 3. Peripheral Signals (Continued)

DEVICE CONFIGURATIONS

The C6415 peripheral selections and other device configurations are determined by external pullup/pulldown resistors on the following pins (all of which are latched during device reset):

- peripherals selection
 - BEA11 (UTOPIA_EN)
 - PCI EN
 - MCBSP2_EN (see Table 4 footnotes)
- other device configurations
 - BEA[20:13, 7]
 - HD5

peripherals selection

Some C6415 peripherals share the same pins (internally muxed) and are mutually exclusive (i.e., HPI, general-purpose input/output pins GP[15:9], PCI and its internal EEPROM, McBSP1, McBSP2, and UTOPIA). Other C6415 peripherals (i.e., the Timers, McBSP0, and the GP[8:0] pins), are always available.

UTOPIA and McBSP1 peripherals

The UTOPIA_EN pin (BEA11) is latched at reset. This pin selects whether the UTOPIA peripheral or McBSP1 peripheral is functionally enabled (see Table 3).

Table 3. UTOPIA EN Peripheral Selection (McBSP1 and UTOPIA)

PERIPHERAL SELECTION	PERIPHERALS SELECTED		
UTOPIA_EN (BEA11) Pin	UTOPIA	McBSP1	DESCRIPTION
0		V	McBSP1 is enabled and UTOPIA is disabled [default]. This means all multiplexed McBSP1/UTOPIA pins function as McBSP1 and all other standalone UTOPIA pins are tied-off (Hi-Z).
1	√		UTOPIA is enabled and McBSP1 is disabled. This means all multiplexed McBSP1/UTOPIA pins now function as UTOPIA and all other standalone McBSP1 pins are tied-off (Hi-Z).

• HPI, GP[15:9], PCI, EEPROM (internal to PCI), and McBSP2 peripherals

The PCI_EN and MCBSP2_EN pins are latched at reset. They determine specific peripheral selection, summarized in Table 4.



Table 4. PCI EN and MCBSP2 EN Peripheral Selection (HPI, GP[15:9], PCI, and McBSP2)

PERIPHERAL	SELECTION [†]		PEF	RIPHERALS SELECT		
PCI_EN Pin	MCBSP2_EN Pin	HPI	GP[15:9]	PCI	EEPROM (Internal to PCI)	McBSP2
0	0	V	V			V
0	1	√	V			V
1	0			√	V	‡
1	1			√		V

[†] The PCI_EN pin *must* be driven valid at all times and the user *must not* switch values throughout device operation.

- If the PCI is disabled (PCI_EN = 0), the HPI peripheral is enabled and GP[15:9] pins can be programmed as GPIO, provided the GPxEN and GPxDIR bits are properly configured.
 - This means all multiplexed HPI/PCI pins function as HPI and all standalone PCI pins (PCBEO and XSP_CS) are tied-off (Hi-Z). Also, the multiplexed GPIO/PCI pins can be used as GPIO with the proper software configuration of the GPIO enable and direction registers (for more details, see Table 6).
- If the PCI is enabled (PCI_EN = 1), the HPI peripheral is disabled.
 This means all multiplexed HPI/PCI pins function as PCI. Also, the multiplexed GPIO/PCI pins function as PCI pins (for more details, see Table 6).
- The MCBSP2_EN pin, in combination with the PCI_EN pin, controls the selection of the McBSP2 peripheral and the PCI internal EEPROM (for more details, see Table 4 and its footnotes).

other device configurations

Table 5 describes the C6415 device configuration pins, which are set up via external pullup/pulldown resistors through the specified EMIFB address bus pins (BEA[20:13, 7]) and the HD5 pin. For more details on these device configuration pins, see the Terminal Functions table and the Debugging Considerations section.



The MCBSP2_EN pin *must* be driven valid at all times and the user *can* switch values throughout device operation.

[‡] The only time McBSP2 is disabled is when both PCI_EN = 1 and MCBSP2_EN = 0. This configuration enables, at reset, the auto-initialization of the PCI peripheral through the PCI internal EEPROM [provided the PCI EEPROM Auto-Initialization pin (BEA13) is pulled up (EEAI = 1)]. The user can then enable the McBSP2 peripheral (disabling EEPROM) by dynamically changing MCBSP2_EN to a "1" after the device is initialized (out of reset).

Table 5. Device Configuration Pins (BEA[20:13, 7], HD5, and BEA11)

CONFIGURATION PIN	NO.	FUNCTIONAL DESCRIPTION
BEA20		Device Endian mode (LEND) 0 - System operates in Big Endian mode 1 - System operates in Little Endian mode (default)
BEA[19:18]		Bootmode [1:0] 00 - No boot 01 - HPI boot 10 - EMIFB 8-bit ROM boot with default timings (default mode) 11 - Reserved
BEA[17:16]		EMIFA input clock select Clock mode select for EMIFA (AECLKIN_SEL[1:0]) 00 - AECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved
BEA[15:14]		EMIFB input clock select Clock mode select for EMIFB (BECLKIN_SEL[1:0]) 00 - BECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved
BEA13		PCI EEPROM Auto-Initialization (EEAI) PCI auto-initialization via external EEPROM 0 - PCI auto-initialization through EEPROM is disabled; the PCI peripheral uses the specified PCI default values (default). 1 - PCI auto-initialization through EEPROM is enabled; the PCI peripheral is configured through EEPROM provided the PCI peripheral pin is enabled (PCI_EN = 1) and the McBSP2 peripheral pin is disabled (MCBSP2_EN = 0). Note: This pin has no effect if the PCI peripheral is disabled (PCI_EN pin= 0).
BEA11		For more information on the PCI EEPROM default values, see the PCI chapter of the <i>TMS320C6000 Peripheral Reference Guide</i> (literature number SPRU190). UTOPIA Enable (UTOPIA_EN)
BEA7		standalone McBSP1 pins are tied-off (Hi-Z). PULLUP For proper device operation, this pin must be externally pulled up with a 1-kΩ resistor.
HD5		HPI peripheral bus width (HPI_WIDTH) 0 - HPI operates as an HPI16. (HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are reserved pins in the Hi-Z state.) 1 - HPI operates as an HPI32. (HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)



multiplexed pins

Multiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Some of these pins are configured by software, and the others are configured by external pullup/pulldown resistors only at reset. Those muxed pins that are configured by software can be programmed to switch functionalities at any time. Those muxed pins that are configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primary control of the function of these pins after reset. Table 6 identifies the multiplexed pins on the C6415 device; shows the default (primary) function and the default settings after reset; and describes the pins, registers, etc. necessary to configure specific multiplexed functions.

debugging considerations

It is recommended that external connections be provided to device configuration pins, including CLKMODE[1:0], BEA[20:13, 11, 7], HD5/AD5, PCI_EN, and MCBSP2_EN. Although internal pullup/pulldown resistors exist on these pins, providing external connectivity adds convenience to the user in debugging and flexibility in switching operating modes.

Internal pullup/pulldown resistors also exist on the non-configuration pins on the BEA bus (BEA[12, 10:8, 6:1]). Do not oppose the internal pullup/pulldown resistors on these non-configuration pins with external pullup/pulldown resistors. If an external controller provides signals to these non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be driven at all.

For the internal pullup/pulldown resistors for all device pins, see the terminal functions table.



Table 6. C6415 Device Multiplexed Pins†

MULTIPLEXED PINS					
NAME NO.	DEFAULT FUNCTION	DEFAULT SETTING	DESCRIPTION		
CLKOUT4/GP1	CLKOUT4	GP1EN = 0 (disabled)	These pins are software-configurable. To use these pins as GPIO pins, the GPxEN bits in the GPIO Enable		
CLKOUT6/GP2	CLKOUT6	GP2EN = 0 (disabled)	Register and the GPxDIR bits in the GPIO Direction Register must be properly configured.		
CLKS2/GP8	CLKS2	GP8EN = 0 (disabled)	GPxEN = 1: GPx pin enabled GPxDIR = 0: GPx pin is an input GPxDIR = 1: GPx pin is an output		
GP9/PIDSEL			To use GP[15:9] as GPIO pins, the PCI		
GP10/PCBE3			needs to be disabled (PCI_EN = 0), the GPxEN bits in the GPIO Enable		
GP11/PREQ			Register and the GPxDIR bits in the		
GP12/PGNT	None	GPxEN = 0 (disabled) PCI_EN = 0 (disabled)†	GPIO Direction Register must be		
GP13/PINTA		1 OI_EIV = 0 (disabled)	properly configured.		
GP14/PCLK			GPxEN = 1: GPx pin enabled GPxDIR = 0: GPx pin is an input		
GP15/PRST			GPxDIR = 1: GPx pin is an output		
DX1/UXADDR4	DX1				
FSX1/UXADDR3	FSX1	1	By default, McBSP1 is enabled upon reset (UTOPIA is disabled).		
FSR1/UXADDR2	FSR1]			
DR1/UXADDR1	DR1	UTOPIA_EN (BEA11) = 0 (disabled)†	To enable the UTOPIA peripheral, an external pullup resistor (1 $k\Omega$) must be provided on the BEA11 pin (setting UTOPIA_EN = 1 at reset).		
CLKX1/URADDR4	CLKX1				
CLKS1/URADDR3	CLKS1				
CLKR1/URADDR2	CLKR1				
CLKX2/XSP_CLK	CLKX2				
DR2/XSP_DI	DR2				
DX2/XSP_DO	DX2				
HD[31:0]/AD[31:0]	HD[31:0]				
HAS/PPAR	HAS	1			
HCNTL1/PDEVSEL	HCNTL1	1	By default, HPI is enabled upon reset (PCI is disabled).		
HCNTL0/PSTOP	HCNTL0] 	To enable the PCI peripheral an external		
HDS1/PSERR	HDS1	PCI_EN = 0 (disabled) [†]	pullup resistor (1 $k\Omega$) must be provided		
HDS2/PCBE1	HDS2		on the PCI_EN pin (setting PCI_EN = 1		
HR/W/PCBE2	HR/W		at reset).		
HWWIL/PTRDY	HHWIL (HPI16 only)	1			
HINT/PFRAME	HINT	1			
HCS/PPERR	HCS	1			
HRDY/PIRDY	HRDY	1			

[†] All other standalone UTOPIA and PCI pins are tied-off internally (pins in Hi-Z) when the peripheral is disabled [UTOPIA_EN (BEA11) = 0 or PCI_EN = 0].



Terminal Functions

SIGNAL	SIGNAL IPD/					
NAME NO.	TYPET	IPU‡	DESCRIPTION			
CLOCK/PLL CONFIGURATION						
CLKIN	I	IPD	Clock Input. This clock is the input to the on-chip PLL.			
CLKOUT4/GP1§	I/O/Z	IPD	Clock output at 1/4 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 1 pin (I/O/Z).			
CLKOUT6/GP2§	I/O/Z	IPD	Clock output at 1/6 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 2 pin (I/O/Z).			
CLKMODE1	I	IPD	Clock mode select Selects whether the CPU clock frequency = input clock frequency x1 (Bypass), x6, or x12.			
CLKMODE0	I	IPD	For more details on the CLKMODE pins and the PLL multiply factors, see the Clock PLL section of this data sheet.			
PLLV¶	Α#		PLL voltage supply			
			JTAG EMULATION			
TMS	- 1	IPU	JTAG test-port mode select			
TDO	O/Z	IPU	JTAG test-port data out			
TDI	- 1	IPU	JTAG test-port data in			
TCK	I	IPU	JTAG test-port clock			
TRST	I	IPD	JTAG test-port reset			
EMU9	I/O/Z	IPU	Emulation pin 9. Reserved for future use, leave unconnected.			
EMU8	I/O/Z	IPU	Emulation pin 8. Reserved for future use, leave unconnected.			
EMU7	I/O/Z	IPU	Emulation pin 7. Reserved for future use, leave unconnected.			
EMU6	I/O/Z	IPU	Emulation pin 6. Reserved for future use, leave unconnected.			
EMU5	I/O/Z	IPU	Emulation pin 5. Reserved for future use, leave unconnected.			
EMU4	I/O/Z	IPU	Emulation pin 4. Reserved for future use, leave unconnected.			
EMU3	I/O/Z	IPU	Emulation pin 3. Reserved for future use, leave unconnected.			
EMU2	I/O/Z	IPU	Emulation pin 2. Reserved for future use, leave unconnected.			
EMU1	I/O/Z	IPU	Emulation pin 1			
EMU0	I/O/Z	IPU	Emulation pin 0			
EMUCLK1	I/O/Z	IPU	Emulation clock 1. Reserved for future use, leave unconnected.			
EMUCLK0	I/O/Z	IPU	Emulation clock 0. Reserved for future use, leave unconnected.			
	RESETS, INTERRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS					
RESET	I		Device reset			
NMI	I	IPD	Nonmaskable interrupt, edge-driven (rising edge)			
GP7/EXT_INT7]		General-purpose input/output (GPIO) pins (I/O/Z) or external interrupts (input only). The			
GP6/EXT_INT6	1/0/7	IPU	default after reset setting is GPIO enabled as input-only.			
GP5/EXT_INT5	I/O/Z	- ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	• When these pins function as External Interrupts [by selecting the corresponding interrupt enable register bit (IER.[7:4])], they are edge-driven and the polarity can be independently			
GP4/EXT_INT4			selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]).			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k Ω IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k Ω resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

[¶]PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect this pin.

[#] A = Analog signal (PLL Filter)

The EMU0 and EMU1 pins are internally pulled up with 30-k Ω resistors; therefore, for emulation and normal operation, no external pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated 1-k Ω resistor.

SIGNAL		IPD/					
NAME N	O. TYPE†	IPU‡	DESCRIPTION				
RESETS, INTERRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS (CONTINUED)							
GP15/PRST§			General-purpose input/output (GPIO) 15 pin (I/O/Z) or PCI reset (I). No function at default.				
GP14/PCLK§			GPIO 14 pin (I/O/Z) or PCI clock (I). No function at default.				
GP13/PINTA§			GPIO 13 pin (I/O/Z) or PCI interrupt A (O/Z). No function at default.				
GP12/PGNT§			GPIO 12 pin (I/O/Z) or PCI bus grant (I). No function at default.				
GP11/PREQ§			GPIO 11 pin (I/O/Z) or PCI bus request (O/Z). No function at default.				
GP10/PCBE3§	I/O/Z		GPIO 10 pin (I/O/Z) or PCI command/byte enable 3 (I/O/Z). No function at default.				
GP9/PIDSEL§			GPIO 9 pin (I/O/Z) or PCI initialization device select (I). No function at default.				
GP3		IPD	GPIO 3 pin (I/O/Z).				
GP0		IPD	GPIO 0 pin. The GP0 pin (I/O/Z) can be programmed to output as a general-purpose interrupt (GPINT) signal (output only).				
CLKS2/GP8§	I/O/Z	IPD	McBSP2 external clock source (CLKS2) [input only] [default] or this pin can be programmed as a GPIO 8 pin (I/O/Z).				
CLKOUT6/GP2§	I/O/Z	IPD	Clock output at 1/6 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 2 pin (I/O/Z).				
CLKOUT4/GP1§	I/O/Z	IPD	Clock output at 1/4 of the device speed (O/Z) [default] or this pin can be programmed as a GPIO 1 pin (I/O/Z).				
	HOST-PORT	INTERFA	CE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI)				
PCI_EN	I	IPD	PCI enable pin. This pin controls the selection (enable/disable) of the HPI and GP[15:9], or PCI peripherals. This pin works in conjunction with the MCBSP2_EN pin to enable/disable other peripherals (for more details, see the Device Configurations section of this data sheet).				
HINT/PFRAME§	I/O/Z		Host interrupt from DSP to host (O) [default] or PCI frame (I/O/Z)				
HCNTL1/ PDEVSEL§	I/O/Z		Host control – selects between control, address, or data registers (I) [default] or PCI device select (I/O/Z).				
HCNTL0/ PSTOP§	I/O/Z		Host control – selects between control, address, or data registers (I) [default] or PCI stop (I/O/Z)				
HHWIL/PTRDY\$	I/O/Z		Host half-word select – first or second half-word (not necessarily high or low order) [For HPI16 bus width selection only] (I) [default] or PCI target ready (I/O/Z)				
HR/W/PCBE2§	I/O/Z		Host read or write select (I) [default] or PCI command/byte enable 2 (I/O/Z)				
HAS/PPAR§	I/O/Z		Host address strobe (I) [default] or PCI parity (I/O/Z)				
HCS/PPERR§	I/O/Z		Host chip select (I) [default] or PCI parity error (I/O/Z)				
HDS1/PSERR§	I/O/Z		Host data strobe 1 (I) [default] or PCI system error (I/O/Z)				
HDS2/PCBE1§	I/O/Z		Host data strobe 2 (I) [default] or PCI command/byte enable 1 (I/O/Z)				
HRDY/PIRDY§	I/O/Z		Host ready from DSP to host (O) [default] or PCI initiator ready (I/O/Z).				

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL		IPD/	· · · ·	
NAME NO.	TYPET	IPU‡	DESCRIPTION	
HOST-PO	RT INTERI	FACE (HP	I) or PERIPHERAL COMPONENT INTERCONNECT (PCI) (CONTINUED)	
HD31/AD31§				
HD30/AD30§				
HD29/AD29§	1			
HD28/AD28§	1			
HD27/AD27§	1			
HD26/AD26§	1			
HD25/AD25§				
HD24/AD24§				
HD23/AD23§				
HD22/AD22§				
HD21/AD21§			Host-port data (I/O/Z) [default] or PCI data-address bus (I/O/Z)	
HD20/AD20§			As HPI data bus (PCI_EN pin = 0)	
HD19/AD19§			Used for transfer of data, address, and control	
HD18/AD18§				Host-Port bus width user-configurable at device reset via pullup/pulldown resistor
HD17/AD17§			on the HD5 pin:	
HD16/AD16§	1/0/7		HD5 pin = 0: HPI operates as an HPI16.	
HD15/AD15§	I/O/Z		(HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are	
HD14/AD14§			reserved pins in the high-impedance state.)	
HD13/AD13§			HD5 pin = 1: HPI operates as an HPI32.	
HD12/AD12§			(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)	
HD11/AD11§			As PCI data-address bus (PCI_EN pin = 1)	
HD10/AD10§			Used for transfer of data and address	
HD9/AD9§				
HD8/AD8§				
HD7/AD7§				
HD6/AD6§				
HD5/AD5§				
HD4/AD4§				
HD3/AD3§				
HD2/AD2§	1			
HD1/AD1§	1			
HD0/AD0§	1			
PCBE0§	I/O/Z		PCI command/byte enable 0 (I/O/Z). When PCI is disabled (PCI_EN = 0), this pin is tied-off.	
XSP_CS	0	IPD	PCI serial interface chip select (O). When PCI is disabled (PCI_EN = 0), this pin is tied-off.	
CLKX2/ XSP_CLK§	I/O/Z	IPD	McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O).	
DR2/XSP_DI§	I	IPU	McBSP2 receive data (I) [default] or PCI serial interface data in (I).	
DX2/XSP_DO§	O/Z	IPU	McBSP2 transmit data (O/Z) [default] or PCI serial interface data out (O).	

T I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL	_	Ι.	IPD/	, , ,			
NAME	NO.	TYPE†	IPU‡	DESCRIPTION			
HOST-PORT INTERFACE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI) (CONTINUED)							
GP15/PRST§				General-purpose input/output (GPIO) 15 pin (I/O/Z) or PCI reset (I). No function at default.			
GP14/PCLK§				GPIO 14 pin (I/O/Z) or PCI clock (I). No function at default.			
GP13/PINTA§]		GPIO 13 pin (I/O/Z) or PCI interrupt A (O/Z). No function at default.			
GP12/PGNT§		I/O/Z		GPIO 12 pin (I/O/Z) or PCI bus grant (I). No function at default.			
GP11/PREQ§]		GPIO 11 pin (I/O/Z) or PCI bus request (O/Z). No function at default.			
GP10/PCBE3§				GPIO 10 pin (I/O/Z) or PCI command/byte enable 3 (I/O/Z). No function at default.			
GP9/PIDSEL§				GPIO 9 pin (I/O/Z) or PCI initialization device select (I). No function at default.			
		EMIFA (6	4-bit) – C	ONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY*			
ACE3		O/Z	IPU				
ACE2		O/Z	IPU	EMIFA memory space enables			
ACE1		O/Z	IPU	Enabled by bits 28 through 31 of the word address Only one pin is asserted during any external data access			
ACE0		O/Z	IPU				
ABE7		O/Z	IPU				
ABE6		O/Z	IPU				
ABE5		O/Z	IPU	EMIFA byte-enable control			
ABE4		O/Z	IPU	Decoded from the three lowest bits of the internal address			
ABE3		O/Z	IPU	Byte-write enables for most types of memory			
ABE2		O/Z	IPU	Can be directly connected to SDRAM read and write mask signal (SDQM)			
ABE1		O/Z	IPU				
ABE0		O/Z	IPU				
APDT		O/Z	IPU	EMIFA peripheral data transfer, allows direct transfer between external peripherals			
				EMIFA (64-BIT) – BUS ARBITRATION [★]			
AHOLDA		0	IPU	EMIFA hold-request-acknowledge to the host			
AHOLD		I	IPU	EMIFA hold request from the host			
ABUSREQ		0	IPU	EMIFA bus request output			
		EMIFA (64-BIT) –	ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL*			
AECLKIN		ı	IPD	EMIFA external input clock. The EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) is selected at reset via the pullup/pulldown resistors on the BEA[17:16] pins. AECLKIN is the default for the EMIFA input clock.			
AECLKOUT2		O/Z	IPD	EMIFA output clock 2. Programmable to be EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) frequency divided-by-1, -2, or -4.			
AECLKOUT1	_	O/Z	IPD	EMIFA output clock 1 [at EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) frequency].			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SPRS146 - FEBRUARY 2001

SIGNAL		IPD/	
NAME NO.	TYPET	IPU‡	DESCRIPTION
EMIFA	A (64-BIT)	- ASYNC	CHRONOUS/SYNCHRONOUS MEMORY CONTROL [★] (CONTINUED)
AARE/ ASDCAS/ ASADS/ASRE	O/Z	IPU	EMIFA asynchronous memory read-enable/SDRAM column-address strobe/programmable synchronous interface-address strobe or read-enable • For programmable synchronous interface, the RENEN field in the CE Space Secondary Control Register (CExSEC) selects between ASADS and ASRE: If RENEN = 0, then the ASADS/ASRE signal functions as the ASADS signal. If RENEN = 1, then the ASADS/ASRE signal functions as the ASRE signal.
AAOE/ ASDRAS/ ASOE	O/Z	IPU	EMIFA asynchronous memory output-enable/SDRAM row-address strobe/programmable synchronous interface output-enable
AAWE/ ASDWE/ ASWE	O/Z	IPU	EMIFA asynchronous memory write-enable/SDRAM write-enable/programmable synchronous interface write-enable
ASDCKE	O/Z	IPU	EMIFA SDRAM clock-enable (used for self-refresh mode). [EMIFA module only.] • If SDRAM is not in system, ASDCKE can be used as a general-purpose output.
ASOE3	O/Z	IPU	EMIFA synchronous memory output-enable for ACE3 (for glueless FIFO interface)
AARDY	Ι	IPU	Asynchronous memory ready input
			EMIFA (64-BIT) – ADDRESS*
AEA22 AEA21 AEA20 AEA19 AEA18 AEA17 AEA16 AEA15 AEA14 AEA13 AEA12 AEA11 AEA10 AEA9 AEA8 AEA7 AEA6 AEA5 AEA4	O/Z	IPD	EMIFA external address (doubleword address)

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SIGNA		TYPET	IPD/	DESCRIPTION
NAME	NO.	11761	IPU‡	
				EMIFA (64-bit) – DATA [☆]
AED63				
AED62				
AED61				
AED60				
AED59				
AED58				
AED57				
AED56				
AED55				
AED54				
AED53				EMIFA external data
AED52			IPU	
AED51				
AED50				
AED49				
AED48				
AED47				
AED46		I/O/Z		
AED45		1/0/2		
AED44				
AED43				
AED42				
AED41				
AED40				
AED39				
AED38				
AED37		1		
AED36		1		
AED35				
AED34				
AED33				
AED32				
AED31		1		
AED30				
AED29				
AED28	· · · · · · · · · · · · · · · · · · ·			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SPRS146 - FEBRUARY 2001

SIGNA	۱L		. IPD/	DESCRIPTION
NAME	NO.	TYPET	IPU‡	DESCRIPTION
				EMIFA (64-bit) – DATA [☆] (CONTINUED)
AED27				
AED26		1		
AED25				
AED24				
AED23				
AED22				
AED21				
AED20				EMIFA external data
AED19				
AED18				
AED17				
AED16				
AED15				
AED14		1/0/7	IDII	
AED13		I/O/Z	IPU	
AED12				
AED11				
AED10				
AED9				
AED8				
AED7				
AED6				
AED5				
AED4				
AED3				
AED2				
AED1				
AED0				

TI = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k Ω IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k Ω resistor should be used.)

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

CIONAL		1	
SIGNAL NAME N	IO. TYPET	IPD/ IPU‡	DESCRIPTION
	EMIFB (1	6-bit) – C	ONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY*
BCE3	O/Z	IPU	
BCE2	O/Z	IPU	EMIFB memory space enables
BCE1	O/Z	IPU	 Enabled by bits 26 through 31 of the word address Only one pin is asserted during any external data access
BCE0	O/Z	IPU	only one parts accorded during any external data accord
BBE1	O/Z	IPU	EMIFB byte-enable control Decoded from the lowest bit of the internal address
BBE0	O/Z	IPU	 Byte-write enables for most types of memory Can be directly connected to SDRAM read and write mask signal (SDQM)
BPDT	O/Z	IPU	EMIFB peripheral data transfer, allows direct transfer between external peripherals
	-		EMIFB (16-BIT) – BUS ARBITRATION [★]
BHOLDA	0	IPU	EMIFB hold-request-acknowledge to the host
BHOLD	I	IPU	EMIFB hold request from the host
BBUSREQ	0	IPU	EMIFB bus request output
	EMIFB	(16-BIT) –	ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL*
BECLKIN	ı	IPD	EMIFB external input clock. The EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) is selected at reset via the pullup/pulldown resistors on the BEA[15:14] pins. BECLKIN is the default for the EMIFB input clock.
BECLKOUT2	O/Z	IPD	EMIFB output clock 2. Programmable to be EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) frequency divided by 1, 2, or 4.
BECLKOUT1	O/Z	IPD	EMIFB output clock 1 [at EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) frequency].
BARE/ BSDCAS/ BSADS/BSRE	O/Z	IPU	EMIFB asynchronous memory read-enable/SDRAM column-address strobe/programmable synchronous interface-address strobe or read-enable • For programmable synchronous interface, the RENEN field in the CE Space Secondary Control Register (CExSEC) selects between BSADS and BSRE: If RENEN = 0, then the BSADS/BSRE signal functions as the BSADS signal. If RENEN = 1, then the BSADS/BSRE signal functions as the BSRE signal.
BAOE/ BSDRAS/ BSOE	O/Z	IPU	EMIFB asynchronous memory output-enable/SDRAM row-address strobe/programmable synchronous interface output-enable
BAWE/BSDWE/ BSWE	O/Z	IPU	EMIFB asynchronous memory write-enable/SDRAM write-enable/programmable synchronous interface write-enable
BSOE3	O/Z	IPU	EMIFB synchronous memory output enable for BCE3 (for glueless FIFO interface)
BARDY	I	IPU	EMIFB asynchronous memory ready input

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

			Terminal Functions (Continued)
SIGNAL	TYPET	IPD/	DESCRIPTION
NAME NO	D.	IPU‡	EMED (40 DIT) ADDDEO0*
			EMIFB (16-BIT) – ADDRESS*
BEA20	_	IPU	EMIFB external address (half-word address) (O/Z) Also controls initialization of DSP modes at reset (I) via pullup/pulldown resistors
BEA19		IPU	– Device Endian mode BEA20: 0 – Big Endian
BEA18			1 – Little Endian (default mode) – Boot mode
BEA17			BEA[19:18]: 00 - No boot 01 - HPI boot
BEA16			10 - EMIFB 8-bit ROM boot with default timings (default mode) 11 - Reserved
BEA15			– EMIF clock select
BEA14			BEA[17:16]: Clock mode select for EMIFA (AECLKIN_SEL[1:0]) 00 - AECLKIN (default mode)
BEA13			01 – CPU/4 Clock Rate 10 – CPU/6 Clock Rate
BEA12		IPD	11 - Reserved
BEA11			BEA[15:14]: Clock mode select for EMIFB (BECLKIN_SEL[1:0]) 00 - BECLKIN (default mode)
BEA10			01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved - PCI EEPROM Auto-Initialization (EEAI) BEA[13]: PCI auto-initialization via external EEPROM
BEA9	I/O/Z		
BEA8			
BEA7			This pin has no effectivity if the PCI peripheral is disabled (PCI_EN pin= 0). 0 — PCI auto-initialization through EEPROM is disabled (default).
BEA6			PCI auto-initialization through EEPROM is enabled.
BEA5			UTOPIA Enable (UTOPIA_EN) BEA[11]: UTOPIA peripheral enable (functional)
BEA4			0 – UTOPIA disabled (McBSP1 enabled) [default]1 – UTOPIA enabled (McBSP1 disabled)
BEA3			For proper device operation, the BEA7 pin must be externally pulled up with a 1-k Ω
BEA2			resistor.
BEA1			For more details, see the Device Configurations section of this data sheet.
			EMIFB (16-bit) – DATA*
BED15			
BED14			
BED13	I/O/Z	IPU	EMIFB external data
BED12			
BED11			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k Ω IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k Ω resistor should be used.)

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SIGNAI	L		IPD/	, , , , , , , , , , , , , , , , , , ,			
NAME	NO.	TYPET	IPU‡	DESCRIPTION			
EMIFB (16-bit) – DATA* (CONTINUED)							
BED10							
BED9							
BED8		1					
BED7							
BED6							
BED5		I/O/Z	IPU	EMIFB external data			
BED4							
BED3							
BED2							
BED1							
BED0							
				TIMER 2			
TOUT2		O/Z	IPD	Timer 2 or general-purpose output			
TINP2		I	IPD	Timer 2 or general-purpose input			
				TIMER 1			
TOUT1		O/Z	IPD	Timer 1 or general-purpose output			
TINP1		I	IPD	Timer 1 or general-purpose input			
				TIMER 0			
TOUT0		O/Z	IPD	Timer 0 or general-purpose output			
TINP0		I	IPD	Timer 0 or general-purpose input			
			MULTIC	CHANNEL BUFFERED SERIAL PORT 2 (McBSP2)			
MCBSP2_EN		1	IPD	McBSP2 enable pin. This pin works in conjunction with the PCI_EN pin to enable/disable other peripherals (for more details, see the Device Configurations section of this data sheet).			
CLKS2/GP8§		I/O/Z	IPD	McBSP2 external clock source (CLKS2) [input only] [default] or this pin can also be programmed as a GPIO 8 pin (I/O/Z).			
CLKR2		I/O/Z	IPD	McBSP2 receive clock. When McBSP2 is disabled (PCI_EN and MCBSP2_EN pin = 0), this pin is tied-off.			
CLKX2/ XSP_CLK§		I/O/Z	IPD	McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O).			
DR2/XSP_DI§		I	IPU	McBSP2 receive data (I) [default] or PCI serial interface data in (I).			
DX2/XSP_DO§		O/Z	IPU	McBSP2 transmit data (O/Z) [default] or PCI serial interface data out (O).			
FSR2		I/O/Z	IPD	McBSP2 receive frame sync. When McBSP2 is disabled (PCI_EN and MCBSP2_EN pin = 0), this pin is tied-off.			
FSX2		I/O/Z	IPD	McBSP2 transmit frame sync. When McBSP2 is disabled (PCI_EN and MCBSP2_EN pin = 0), this pin is tied-off.			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

^{*}The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SIGNA	<u> </u>	1		Terminal Functions (Continued)				
SIGNA NAME	NO.	TYPE†	IPD/ IPU‡	DESCRIPTION				
	MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)							
CLKS1/ URADDR3§		1		McBSP1 external clock source (as opposed to internal) (I) [default] or UTOPIA receive address 3 pin (I)				
CLKR1/ URADDR2§		I/O/Z		McBSP1 receive clock (I/O/Z) [default] or UTOPIA receive address 2 pin (I)				
CLKX1/ URADDR4§		I/O/Z		McBSP1 transmit clock (I/O/Z) [default] or UTOPIA receive address 4 pin (I)				
DR1/ UXADDR1§		Ţ		McBSP1 receive data (I) [default] or UTOPIA transmit address 1 pin (I)				
DX1/ UXADDR4§		I/O/Z		McBSP1 transmit data (O/Z) [default] or UTOPIA transmit address 4 pin (I)				
FSR1/ UXADDR2§		I/O/Z		McBSP1 receive frame sync (I/O/Z) [default] or UTOPIA transmit address 2 pin (I)				
FSX1/ UXADDR3§		I/O/Z		McBSP1 transmit frame sync (I/O/Z) [default] or UTOPIA transmit address 3 pin (I)				
			MULTIC	CHANNEL BUFFERED SERIAL PORT 0 (McBSP0)				
CLKS0		1	IPD	McBSP0 external clock source (as opposed to internal)				
CLKR0		I/O/Z	IPD	McBSP0 receive clock				
CLKX0		I/O/Z	IPD	McBSP0 transmit clock				
DR0		I	IPU	McBSP0 receive data				
DX0		O/Z	IPU	McBSP0 transmit data				
FSR0		I/O/Z	IPD	McBSP0 receive frame sync				
FSX0		I/O/Z	IPD	McBSP0 transmit frame sync				
UNIVERSA	L TEST AN	D OPERA	TIONS PI	HY INTERFACE FOR ASYNCHRONOUS TRANSFER MODE (ATM) [UTOPIA SLAVE]				
		U	TOPIA SL	AVE (ATM CONTROLLER) – TRANSMIT INTERFACE				
UXCLK		I		Source clock for UTOPIA transmit driven by Master ATM Controller. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
UXCLAV		O/Z		Transmit cell available status output signal from UTOPIA Slave. 0 indicates a complete cell is NOT available for transmit 1 indicates a complete cell is available for transmit				
				When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
UXENB		I		UTOPIA transmit interface enable input signal. Asserted by the Master ATM Controller to indicate that the UTOPIA Slave should put out on the Transmit Data Bus the first byte of valid data and the UXSOC signal in the next clock cycle. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
uxsoc		O/Z		Transmit Start-of-Cell signal. This signal is output by the UTOPIA Slave on the rising edge of the UXCLK, indicating that the first valid byte of the cell is available on the 8-bit Transmit Data Bus (UXDATA[7:0]). When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k Ω IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k Ω resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL				,				
NAME	NO.	TYPET	IPD/ IPU‡	DESCRIPTION				
	UTOPIA SLAVE (ATM CONTROLLER) – TRANSMIT INTERFACE (CONTINUED)							
DX1/ UXADDR4§		I/O/Z		McBSP1 [default] or UTOPIA transmit address pins				
FSX1/ UXADDR3§		I/O/Z		As UTOPIA transmit address pins UXADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1: • 5-bit Slave transmit address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System.				
FSR1/ UXADDR2§		I/O/Z		UXADDR0 pin is tied off when the UTOPIA peripheral is disabled [UTOPIA_EN (PEA44 pin)				
DR1/ UXADDR1§		ı		(BEA11 pin) = 0] For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHAN-				
UXADDR0		I		NEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.				
UXDATA7								
UXDATA6		1						
UXDATA5				8-bit Transmit Data Bus				
UXDATA4		O/Z		Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transithe 8-bit ATM cells to the Master ATM Controller.				
UXDATA3		0/2		When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-				
UXDATA2				off.				
UXDATA1								
UXDATA0								
		ι	JTOPIA S	LAVE (ATM CONTROLLER) – RECEIVE INTERFACE				
URCLK		I		Source clock for UTOPIA receive driven by Master ATM Controller. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
URCLAV		O/Z		Receive cell available status output signal from UTOPIA Slave. 0 indicates NO space is available to receive a cell from Master ATM Controller 1 indicates space is available to receive a cell from Master ATM Controller When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
URENB		ı		UTOPIA receive interface enable input signal. Asserted by the Master ATM Controller to indicate to the UTOPIA Slave to sample the Receive Data Bus (URDATA[7:0]) and URSOC signal in the next clock cycle or thereafter. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
URSOC		ı		Receive Start-of-Cell signal. This signal is output by the Master ATM Controller to indicate to the UTOPIA Slave that the first valid byte of the cell is available to sample on the 8-bit Receive Data Bus (URDATA[7:0]). When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL			IPD/	
	NO.	TYPE†	IPU‡	DESCRIPTION
		UTOPIA	SLAVE (A	ATM CONTROLLER) – RECEIVE INTERFACE (CONTINUED)
CLKX1/ URADDR4§		I/O/Z		McBSP1 [default] or UTOPIA receive address pins
CLKS1/ URADDR3§		I		As UTOPIA receive address pins URADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1: 5-bit Slave receive address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System.
CLKR1/ URADDR2§		I/O/Z		URADDR1 and URADDR0 pins are tied off when the UTOPIA peripheral is disabled [UTOPIA_EN (BEA11 pin) = 0]
URADDR1		ı		
URADDR0		I		For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHAN- NEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.
URDATA7				
URDATA6				
URDATA5				8-bit Receive Data Bus.
URDATA4		-		Using the Receive Data Bus, the UTOPIA Slave (on the rising edge of the URCLK) can receive
URDATA3				the 8-bit ATM cell data from the Master ATM Controller. When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-
URDATA2			off.	
URDATA1				
URDATA0				
				RESERVED FOR TEST
RSV				Reserved. This pin must be externally pulled up a 1-k Ω resistor for proper device operation.
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV				Reserved (leave unconnected, <i>do not</i> connect to power or ground)

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k Ω IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k Ω resistor should be used.)

[§] These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

Terminal Functions (Continued)

Terminal Functions (Continued)							
SIGNA NAME	L NO.	TYPET	DESCRIPTION				
		1	SUPPLY VOLTAGE PINS				
DVDD		S	3.3-V supply voltage				

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

Terminal Functions (Continued)

SIGNAI			Terminal Functions (Continued)
NAME	NO.	TYPET	DESCRIPTION
IVANIE	110.		SUPPLY VOLTAGE PINS (CONTINUED)
DV _{DD}			3.3-V supply voltage
CV _{DD}		S	1.2-V supply voltage

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

SIGNAL ,						
NAME	NO.	TYPET	DESCRIPTION			
HANE	140.		SUPPLY VOLTAGE PINS (CONTINUED)			
CVDD		S	1.2-V supply voltage GROUND PINS			
			SKOSKE I IKO			
∨ss		GND	Ground pins			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

Terminal Functions (Continued)

Terminal Functions (Continued)								
SIGNAI NAME	- NO.	TYPE†	DESCRIPTION					
			GROUND PINS (CONTINUED)					
Vss		GND	Ground pins					

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



PRODUCT PREVIEW

Terminal Functions (Continued)

Ierminal Functions (Continued)					
SIGNAI NAME	L NO.	TYPET	DESCRIPTION		
IVANIE	110.		GROUND PINS (CONTINUED)		
Vss		GND	Ground pins Ground pins		

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

SPRS146 - FEBRUARY 2001

Terminal Functions (Continued)

I TYPET I PECCHIPTION							
NAME NO. TYPET DESCRIPTION	DESCRIPTION						
GROUND PINS (CONTINUED)							
VSS GND Ground pins							

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

PRODUCT PREVIEW

development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320™ DSP family member devices, including documentation. See this document for further information on TMS320™ DSP documentation or any TMS320™ DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320™ DSP-related products from other companies in the industry. To receive TMS320™ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, XDS, and TMS320 are trademarks of Texas Instruments.



device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification

testing.

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."


TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLZ), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -600 is 600 MHz). Figure 4 provides a legend for reading the complete device name for any TMS320C6000™ DSP platform member.

device and development-support tool nomenclature (continued)



†BGA = Ball Grid Array

Figure 4. TMS320C6000™ DSP Device Nomenclature (Including the TMS320C6415 Device)

MicroStar BGA is a trademark of Texas Instruments



documentation support

Extensive documentation supports all TMS320TM DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000TM DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000™ DSP CPU (core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190) describes the functionality of the peripherals available on the C6000™ DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, multichannel buffered serial ports (McBSPs), an 8-bit Universal Test and Operations PHY Interface for ATM Slave (UTOPIA Slave) port, 32-/16-bit host-port interfaces (HPIs), a peripheral component interconnect (PCI), expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); general-purpose timers, general-purpose input/output (GPIO) port, and power-down modes. This guide also includes information on internal data and program memories.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x[™]/C67x[™] devices, associated development tools, and third-party support.

The *TMS320C64x Technical Overview* (literature number SPRU395) gives an introduction to the C64x[™] digital signal processor, and discusses the application areas that are enhanced by the C64x[™] DSP VelociTI.2[™] VLIW architecture.

The TMS320C6414 Fixed-Point Digital Signal Processor data sheet (literature number SPRS134) describes the features of the TMS320C6414 fixed-point DSP and provides pinouts, electrical specifications, and timings for the device.

The *TMS320C6416 Fixed-Point Digital Signal Processor* data sheet (literature number SPRS164) describes the features of the TMS320C6416 fixed-point DSP and provides pinouts, electrical specifications, and timings for the device.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of C6000™ DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the application report *How To Begin Development Today With the TMS320C6414 and TMS320C6415 DSPs* (literature number SPRA718), which describes in more details the compatibility and similarities/differences between the C6414, C6415, and C6211 devices.

C67x is a trademark of Texas Instruments.



clock PLL

All of the internal C64x™ DSP clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.


To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5 shows the external PLL circuitry for either x1 (PLL bypass) or other PLL multiply modes.

To minimize the clock jitter, a single clean power supply should power both the C64x[™] DSP device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.

Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the DSP requirements in this data sheet (see the *electrical characteristics over recommended ranges of suppy voltage and operating case temperature* table and the *input and output clocks* electricals section). Table 7 lists some examples of compatible CLKIN external clock sources:

Table 7. Compatible CLKIN External Clock Sources

COMPATIBLE PARTS FOR EXTERNAL CLOCK SOURCES (CLKIN)	PART NUMBER	MANUFACTURER
	JITO-2	Fox Electronix
On all laters	STA series, ST4100 series	SaRonix Corporation
Oscillators	SG-636	Epson America
	342	Corning Frequency Control
PLL	MK1711-S, ICS525-02	Integrated Circuit Systems



- NOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C6000™ DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
 - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI Filter).
 - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD} .
 - D. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.

Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode



clock PLL (continued)

Table 8. TMS320C6415 PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time^{†‡}

	GLZ PACKAGE – 23 x 23 mm BGA									
CLKMODE1	CLKMODE0	CLKMODE (PLL MULTIPLY FACTORS)	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY RANGE (MHz)	CLKOUT4 RANGE (MHz)	CLKOUT6 RANGE (MHz)	TYPICAL LOCK TIME (μs)§			
0	0	Bypass (x1)	30–75	30–75	7.5–18.8	5–12.5	N/A			
0	1	х6	30–75	180–450	45–112.5	30–75	75			
1	0	x12	30–50	360–600	90–150	60–100	75			
1	1	Reserved	_	_	_	-	_			

These clock frequency range values are applicable to a -600 speed device. For -400 and -500 device speed values, see the CLKIN timing requirements table for the specific device speed.

[‡] Use external pullup resistors on the CLKMODE pins (CLKMODE1 and CLKMODE0) to set the C6416 device to one of the valid PLL multiply clock modes (x6 or x12). With internal pulldown resistors on the CLKMODE pins (CLKMODE1, CLKMODE0), the default clock mode is x1 (bypass).

[§] Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the DSP core sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, an external clock pulse may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the DSP core sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.



absolute maximum ratings over operating case temperature range (unless otherwise noted)†

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
CV _{DD}	Supply voltage, Core	1.14	1.2	1.26	V
DV_{DD}	Supply voltage, I/O	3.14	3.3	3.46	V
VSS	Supply ground	0	0	0	V
VIH	High-level input voltage (except PCI)	2			V
V_{IL}	Low-level input voltage (except PCI)			0.8	V
V_{IP}	Input voltage (PCI)	-0.5		DV _{DD} + 0.5	V
VIHP	High-level input voltage (PCI)	0.5DV _{DD}		DV _{DD} + 0.5	V
V_{ILP}	Low-level input voltage (PCI)	-0.5		$0.3DV_{DD}$	V
IOH	High-level output current			-8	mA
IOL	Low-level output current			8	mA
T_{C}	Operating case temperature	0		90	°C

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST COND	itions‡	MIN	TYP	MAX	UNIT
Vон	High-level output voltage (except PCI)	$DV_{DD} = MIN,$	I _{OH} = MAX	2.4			V
VOHP	High-level output voltage (PCI)	$I_{OHP} = -0.5 \text{ mA},$	3.3 V	$0.9 DV_{DD}$			V
VOL	Low-level output voltage (except PCI)	$DV_{DD} = MIN,$	$I_{OL} = MAX$			0.4	V
VOLP	Low-level output voltage (PCI)	IOLP = 1.5 mA,	3.3 V			0.1DV _{DD}	V
Ц	Input current (except PCI)	$V_I = V_{SS}$ to DV_{DD}				±150	uA
lιΡ	Input leakage current (PCI)§	$0 < V_{IP} < DV_{DD}$	3.3 V			±10	uA
loz	Off-state output current	$V_O = DV_{DD}$ or 0 V				±10	uA
I _{DD2V}	Supply current, CPU + CPU memory access¶	CV _{DD} = NOM, CPU	clock = 400 MHz		TBD		mA
I _{DD2V}	Supply current, peripherals¶	$CV_{DD} = NOM, CPU$	clock = 400 MHz		TBD		mA
I _{DD3V}	Supply current, I/O pins¶	$DV_{DD} = NOM, CPU$	clock = 400 MHz		TBD		mA
Ci	Input capacitance					10	pF
Co	Output capacitance				•	10	pF

For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.


[¶] Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, refer to the TMS320C6000 Power Consumption Summary application report (literature number SPRA486).



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] PCI input leakage currents include Hi-Z output leakage for all bidirectional buffers with 3-state outputs.

PARAMETER MEASUREMENT INFORMATION



[†] Typical distributed load circuit capacitance

Figure 6. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.



Figure 7. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, V_{OL} MAX and V_{OHP} MIN for output clocks, V_{ILP} MAX and V_{OHP} MIN for PCI input clocks, and V_{OLP} MAX and V_{OHP} MIN for PCI output clocks.




Figure 8. Rise and Fall Transition Time Voltage Reference Levels

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN for -400 speed devices^{†‡§} (see Figure 9)

					-40	0			
NO.			PLL MOI	DE x12	PLL MO	DE x6	x1 (BYP	ASS)	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	t _{C(CLKIN)} Cycle time, CLKIN		30	33.3	15	33.3	13.3	33.3	ns
2	t _W (CLKINH) Pulse duration, CLK	IN high	0.4C		0.4C		0.45C		ns
3	t _W (CLKINL) Pulse duration, CLK	IN low	0.4C		0.4C		0.45C		ns
4	t _t (CLKIN) Transition time, CLK	IN		5		5		1	ns

[†] The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

timing requirements for CLKIN for -500 speed devices^{†‡§} (see Figure 9)

		-500							
NO.				PLL MODE x12		PLL MODE x6		x1 (BYPASS)	
			MIN	MAX	MIN	MAX	MIN	MAX	
1	t _{c(CLKIN)} Cycle	time, CLKIN	24	33.3	13.3	33.3	13.3	33.3	ns
2	tw(CLKINH) Pulse	duration, CLKIN high	0.4C		0.4C		0.45C		ns
3	tw(CLKINL) Pulse	duration, CLKIN low	0.4C		0.4C		0.45C		ns
4	t _{t(CLKIN)} Trans	sition time, CLKIN	·	5		5		1	ns

 $[\]overline{}^{\dagger}$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

timing requirements for CLKIN for -600 speed devices^{†‡§} (see Figure 9)

				-60	0			
NO.		PLL MO	PLL MODE x12		PLL MODE x6		x1 (BYPASS)	
		MIN	MAX	MIN	MAX	MIN	MAX	
1	t _C (CLKIN) Cycle time, CLKIN	20	33.3	13.3	33.3	13.3	33.3	ns
2	t _w (CLKINH) Pulse duration, CLKIN high	0.4C		0.4C		0.45C		ns
3	t _w (CLKINL) Pulse duration, CLKIN low	0.4C		0.4C		0.45C		ns
4	t _{t(CLKIN)} Transition time, CLKIN		5		5		1	ns

 $[\]dot{T}$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[§] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.




Figure 9. CLKIN Timing



[‡] For more details on the PLL multiplier factors (x6, x12), see the *Clock PLL* section of this data sheet.

[§] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

[‡] For more details on the PLL multiplier factors (x6, x12), see the *Clock PLL* section of this data sheet.

[§] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

[‡] For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet.

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT4^{†‡§} (see Figure 10)

NO.		PARAMETER	-400 -500 -600					
			CLKMODE	= x6, x12	CLKMODE = x1		UNIT	
			MIN	MAX	MIN	MAX		
1	t _C (CKO4)	Cycle time, CLKOUT4	4P – 0.7	4P + 0.7	4P – 0.7	4P + 0.7	ns	
2	tw(CKO4H)	Pulse duration, CLKOUT4 high	2P - 0.7	2P + 0.7	PH – 0.7	PH + 0.7	ns	
3	tw(CKO4L)	Pulse duration, CLKOUT4 low	2P - 0.7	2P + 0.7	PL – 0.7	PL + 0.7	ns	
4	t _t (CKO4)	Transition time, CLKOUT4		1		1	ns	

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

[§] P = 1/CPU clock frequency in nanoseconds (ns)




Figure 10. CLKOUT4 Timing

switching characteristics over recommended operating conditions for CLKOUT6^{†‡§} (see Figure 11)

NO. PARAMETER		PARAMETER		UNIT			
			CLKMODE = x6, x12		CLKMODE = x1		
			MIN	MAX	MIN	MAX	
1	t _C (CKO6)	Cycle time, CLKOUT6	6P - 0.7	6P + 0.7	6P - 0.7	6P + 0.7	ns
2	tw(CKO6H)	Pulse duration, CLKOUT6 high	3P - 0.7	3P + 0.7	PH – 0.7	PH + 0.7	ns
3	tw(CKO6L)	Pulse duration, CLKOUT6 low	3P - 0.7	3P + 0.7	PL – 0.7	PL + 0.7	ns
4	t _t (CKO6)	Transition time, CLKOUT6		1		1	ns

[†] The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

[§] P = 1/CPU clock frequency in nanoseconds (ns)




Figure 11. CLKOUT6 Timing



[‡]PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

[‡] PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

INPUT AND OUTPUT CLOCKS (CONTINUED)

timing requirements for ECLKIN for EMIFA and EMIFB^{†‡} (see Figure 12)

NO.			-50	-400 -500 -600	
			MIN	MAX	
1	t _{c(EKI)}	Cycle time, ECLKIN	7.5		ns
2	tw(EKIH)	Pulse duration, ECLKIN high	3.38		ns
3	tw(EKIL)	Pulse duration, ECLKIN low	3.38		ns
4	t _t (EKI)	Transition time, ECLKIN		2	ns

[†]The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[‡] The C64x™ has two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted.




Figure 12. ECLKIN Timing for EMIFA and EMIFB

switching characteristics over recommended operating conditions for ECLKOUT1 for EMIFA and EMIFB modules^{द#} (see Figure 13)

NO.		PARAMETER		-400 -500 -600	
			MIN	MAX	
1	t _c (EKO1)	Cycle time, ECLKOUT1	E – 0.7	E + 0.7	ns
2	tw(EKO1H)	Pulse duration, ECLKOUT1 high	EH – 0.7	EH + 0.7	ns
3	tw(EKO1L)	Pulse duration, ECLKOUT1 low	EL - 0.7	EL + 0.7	ns
4	tt(EKO1)	Transition time, ECLKOUT1		1	ns
5	td(EKIH-EKO1H)	Delay time, ECLKIN high to ECLKOUT1 high	1	3	ns
6	td(EKIL-EKO1L)	Delay time, ECLKIN low to ECLKOUT1 low	1	3	ns

[‡] The C64x[™] has two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted.

 $[\]S$ The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

[¶] E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

[#]EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMIF input clock period) in ns for EMIFA or EMIFB.

INPUT AND OUTPUT CLOCKS (CONTINUED)




Figure 13. ECLKOUT1 Timing for EMIFA and EMIFB Modules

switching characteristics over recommended operating conditions for ECLKOUT2 for the EMIFA and EMIFB modules^{†‡§¶} (see Figure 14)

NO.	PARAMETER		-40 -50 -60	UNIT	
			MIN	MAX	
1	t _C (EKO2)	Cycle time, ECLKOUT2	2E - 0.7	2E + 0.7	ns
2	tw(EKO2H)	Pulse duration, ECLKOUT2 high	EH – 0.7	EH + 0.7	ns
3	tw(EKO2L)	Pulse duration, ECLKOUT2 low	EL – 0.7	EL + 0.7	ns
4	t _t (EKO2)	Transition time, ECLKOUT2		1	ns
5	td(EKIH-EKO2H)	Delay time, ECLKIN high to ECLKOUT2 high	1	3	ns
6	td(EKIH-EKO2L)	Delay time, ECLKIN high to ECLKOUT2 low	1	3	ns

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

 $[\]P$ EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns for EMIFA or EMIFB.




Figure 14. ECLKOUT2 Timing for the EMIFA and EMIFB Modules

[‡] The C64x[™] has two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted.

[§] E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles for EMIFA and EMIFB modules^{†‡§} (see Figure 15 and Figure 16)

NO.			-400 -500 -600		UNIT
			MIN	MAX	
3	t _{su} (EDV-AREH)	Setup time, EDx valid before ARE high	4		ns
4	th(AREH-EDV)	Hold time, EDx valid after ARE high	1		ns
6	t _{su} (ARDY-EKO1H)	Setup time, ARDY valid before ECLKOUT1 high	1		ns
7	th(EKO1H-ARDY)	Hold time, ARDY valid after ECLKOUT1 high	1		ns

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

switching characteristics over recommended operating conditions for asynchronous memory cycles for EMIFA and EMIFB modules^{द#} (see Figure 15 and Figure 16)

NO.		PARAMETER	-400 -500 -600		UNIT
			MIN	MAX	
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS * E – 1.5		ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * E – 1.5		ns
5	td(EKO1H-AREV)	Delay time, ECLKOUT1 high to ARE vaild	1.5	5	ns
8	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS * E - 1.5		ns
9	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH * E – 1.5		ns
10	td(EKO1H-AWEV)	Delay time, ECLKOUT1 high to AWE vaild	1.5	5	ns
11	tosu(PDTV-AREL)	Output setup time, PDT valid to ARE low	RS * E – 1.5		ns
12	toh(AREH-PDTIV)	Output hold time, ARE high to PDT invalid	RH * E – 1.5		ns
13	tosu(PDTV-AWEV)	Output setup time, PDT valid to AWE valid	WS * E – 1.5		ns
14	toh(AWEH-PDTIV)	Output hold time, AWE high to PDT invalid	WS * E – 1.5	•	ns

[‡]RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.




[‡]RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

[§] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

[§] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

[¶] E = ECLKOUT1 period in ns for EMIFA or EMIFB

[#] Select signals for EMIFA include: ACEx, ABE[7:0], AEA[22:3], AAOE; and for EMIFA writes, include AED[63:0]. Select signals EMIFB include: BCEx, BBE[1:0], BEA[20:1], BAOE; and for EMIFB writes, include BED[15:0].




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AOE, AARE, and AWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

Figure 15. Asynchronous Memory Read Timing for EMIFA and EMIFB[†]

[‡] AOE/SDRAS/SOE, ARE/SDCAS/SADS/SRE, and AWE/SDWE/SWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

[§] PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF.



The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

Figure 16. Asynchronous Memory Write Timing for EMIFA and EMIFB†

[‡] AOE/SDRAS/SOE, ARE/SDCAS/SADS/SRE, and AWE/SDWE/SWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

[§] PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z).

PRODUCT PREVIEW

PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING

timing requirements for programmable synchronous interface cycles for EMIFA and EMIFB modules† (see Figure 17)

NO.			-400 -500 -600		UNIT
			MIN	MAX	
6	t _{su} (EDV-EKOxH)	Setup time, read EDx valid before ECLKOUTx high	2		ns
7	th(EKOxH-EDV)	Hold time, read EDx valid after ECLKOUTx high	2		ns

[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

switching characteristics over recommended operating conditions for programmable synchronous interface cycles for EMIFA and EMIFB modules^{†‡} (see Figure 17 and Figure 18)

NO.	PARAMETER		-400 -500 -600		UNIT
			MIN	MAX	
1	td(EKOxH-CEV)	Delay time, ECLKOUTx high to CEx valid	1	5	ns
2	td(EKOxH-BEV)	Delay time, ECLKOUTx high to BEx valid		5	ns
3	td(EKOxH-BEIV)	Delay time, ECLKOUTx high to BEx invalid	1		ns
4	td(EKOxH-EAV)	Delay time, ECLKOUTx high to EAx valid		5	ns
5	td(EKOxH-EAIV)	Delay time, ECLKOUTx high to EAx invalid	1		ns
8	td(EKOxH-ADSV)	Delay time, ECLKOUTx high to SADS/SRE valid	1	5	ns
9	td(EKOxH-OEV)	Delay time, ECLKOUTx high to, SOE valid	1	5	ns
10	td(EKOxH-EDV)	Delay time, ECLKOUTx high to EDx valid		5	ns
11	td(EKOxH-EDIV)	Delay time, ECLKOUTx high to EDx invalid	1		ns
12	td(EKOxH-WEV)	Delay time, ECLKOUTx high to SWE valid	1	5	ns
13	td(EKOxH-PDTV)	Delay time, ECLKOUTx high to PDT valid	1	5	ns


[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued
 (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2



[‡] The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):

PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)



[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

§ The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):


- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- ¶ ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses.
- #PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF.

Figure 17. Programmable Synchronous Interface Read Timing for EMIFA and EMIFB (With Read Latency = 2)†‡§



[‡] The read latency and the length of $\overline{\text{CEx}}$ assertion are programmable via the SYNCRL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCRL = 2 and CEEXT = 0.

PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)



[†] The C64x[™] has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

§ The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):


- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued
 (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- ¶ ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses.
- #PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z).

Figure 18. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write Latency = 0)†‡§



[‡] The write latency and the length of $\overline{\text{CEx}}$ assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 0 and CEEXT = 0.

PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)



[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

§ The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):

- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- ¶ ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses.
- #PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z).

Figure 19. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write Latency = 1)†‡§



[‡] The write latency and the length of CEx assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 0 and CEEXT = 0.

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles for EMIFA and EMIFB modules[†] (see Figure 20)


NO.			-400 -500 -600		UNIT
			MIN	MAX	
6	t _{su} (EDV-EKO1H)	Setup time, read EDx valid before ECLKOUT1 high	0.5		ns
7	th(EKO1H-EDV)	Hold time, read EDx valid after ECLKOUT1 high	2		ns

[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

switching characteristics over recommended operating conditions for synchronous DRAM cycles for EMIFA and EMIFB modules[†] (see Figure 20–Figure 27)

NO.	PARAMETER		-400 -500 -600		UNIT
			MIN	MAX	
1	td(EKO1H-CEV)	Delay time, ECLKOUT1 high to CEx valid	1	5	ns
2	td(EKO1H-BEV)	Delay time, ECLKOUT1 high to BEx valid		5	ns
3	td(EKO1H-BEIV)	Delay time, ECLKOUT1 high to BEx invalid	1		ns
4	td(EKO1H-EAV)	Delay time, ECLKOUT1 high to EAx valid		5	ns
5	td(EKO1H-EAIV)	Delay time, ECLKOUT1 high to EAx invalid	1		ns
8	td(EKO1H-CASV)	Delay time, ECLKOUT1 high to SDCAS valid	1	5	ns
9	td(EKO1H-EDV)	Delay time, ECLKOUT1 high to EDx valid		5	ns
10	td(EKO1H-EDIV)	Delay time, ECLKOUT1 high to EDx invalid	1		ns
11	td(EKO1H-WEV)	Delay time, ECLKOUT1 high to SDWE valid	1	5	ns
12	td(EKO1H-RAS)	Delay time, ECLKOUT1 high to SDRAS valid	1	5	ns
13	td(EKO1H-ACKEV)	Delay time, ECLKOUT1 high to ASDCKE valid (EMIFA only)	1	5	ns
14	td(PDTV-EKO1H)	Delay time, PDT valid to ECLKOUT1 high	1	5	ns

[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 20. SDRAM Read Command (CAS Latency 3) for EMIFA and EMIFB†

[‡] ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

[§] PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF.




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 21. SDRAM Write Command for EMIFA and EMIFB†

[‡] ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.


[§] PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z).



[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 22. SDRAM ACTV Command for EMIFA and EMFB[†]

[‡] ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 23. SDRAM DCAB Command for EMIFA and EMIFB†



[‡] ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 24. SDRAM DEAC Command for EMIFA and EMIFB†



[‡] ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 25. SDRAM REFR Command for EMIFA and EMIFB†



[‡] ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.




[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

‡ ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 26. SDRAM MRS Command for EMIFA and EMIFB[†]





[†] The C64x™ has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 27. SDRAM Self-Refresh Timing for EMIFA Only†

[‡] AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles for EMIFA and EMIFB modules[†] (see Figure 28)

NO.	D.		-400 -500 -600		
		MIN	MAX		
3	toh(HOLDAL-HOLDL) Hold time, HOLD low after HOLDA low	Е		ns	


TE = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles for EMIFA and EMIFB modules^{†‡§} (see Figure 28)

NO.	PARAMETER		-400 -500 -600		UNIT
			MIN I	MAX	
1	^t d(HOLDL-EMHZ)	Delay time, HOLD low to EMIF Bus high impedance	2E	¶	ns
2	td(EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2E	ns
4	^t d(HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	2E	7E	ns
5	td(EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	0	2E	ns

[†] E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

[¶] All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



[†] For EMIFA, EMIF Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE, ASDCKE, ASOE3, and APDT.

For EMIFB, EMIF Bus consists of: BCE[3:0], BBE[1:0], BED[15:0], BEA[20:1], BARE/BSDCAS/BSADS/BSRE, BAOE/BSDRAS/BSOE, and BAWE/BSDWE/BSWE, BSOE3, and BPDT.

Figure 28. HOLD/HOLDA Timing for EMIFA and EMIFB



For EMIFA, EMIF Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE.

For EMIFB, EMIF Bus consists of: BCE[3:0], BBE[1:0], BED[15:0], BEA[20:1], BARE/BSDCAS/BSADS/BSRE, BAOE/BSDRAS/BSOE, and BAWE/BSDWE/BSWE.

[§] The EKxHZ bits in the EMIF Global Control register (GBLCTL) determine the state of the ECLKOUTx signals during HOLDA. If EKxHZ = 0, ECLKOUTx continues clocking during Hold mode. If EKxHZ = 1, ECLKOUTx goes to high impedance during Hold mode, as shown in Figure 28.

BUSREQ TIMING

switching characteristics over recommended operating conditions for the BUSREQ cycles for EMIFA and EMIFB modules (see Figure 29)

NO.	PARAMETER		-400 -500 -600		UNIT
			MIN MAX		
1	td(AEKO1H-ABUSRV)	Delay time, AECLKOUT1 high to ABUSREQ valid	1	5.5	ns
2	td(BEKO1H-BBUSRV)	Delay time, BECLKOUT1 high to BBUSREQ valid	1	5.5	ns




Figure 29. BUSREQ Timing for EMIFA and EMIFB

RESET TIMING

timing requirements for reset[†] (see Figure 30)

NO.			-400 -500 -600		UNIT
			MIN	MAX	
_		Width of the RESET pulse (PLL stable)‡	10P		ns
1	^t w(RST)	W(RST) Width of the RESET pulse (PLL needs to sync up)§	250		μs
18	tsu(boot)	Setup time, boot configuration bits valid before RESET high¶	4P		ns
19	^t h(boot)	Hold time, boot configuration bits valid after RESET high¶	4P		ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions during reset^{†#||} (see Figure 30)

NO.	PARAMETER		-400 -500 -600		UNIT
			MIN	MAX	
2	td(RSTL-ECKI)	Delay time, RESET low to ECLKIN synchronized internally	2P + 2E	3P + 16E	ns
3	td(RSTH-ECKI)	Delay time, RESET high to ECLKIN synchronized internally	2P + 2E	3P + 16E	ns
4	td(RSTL-ECKO1HZ)	Delay time, RESET low to ECLKOUT1 high impedance	2P + 2E		ns
5	td(RSTH-ECKO1V)	Delay time, RESET high to ECLKOUT1 valid		3P + 16E	ns
6	td(RSTL-ECKO2HZ)	Delay time, RESET low to ECLKOUT2 high impedance	2P + 2E		ns
7	td(RSTH-ECKO2V)	Delay time, RESET high to ECLKOUT2 valid		3P + 16E	ns
8	td(RSTL-EMIFZHZ)	Delay time, RESET low to EMIF Z high impedance	2P + 2E		ns
9	td(RSTH-EMIFZV)	Delay time, RESET high to EMIF Z valid		3P + 16E	ns
10	td(RSTL-EMIFHIV)	Delay time, RESET low to EMIF high group invalid	2P + 2E		ns
11	td(RSTH-EMIFHV)	Delay time, RESET high to EMIF high group valid		3P + 16E	ns
12	td(RSTL-EMIFLIV)	Delay time, RESET low to EMIF low group invalid	2P + 2E		ns
13	td(RSTH-EMIFLV)	Delay time, RESET high to EMIF low group valid		3P + 16E	ns
14	td(RSTL-HIGHIV)	Delay time, RESET low to high group invalid	2P	_	ns
15	td(RSTH-HIGHV)	Delay time, RESET high to high group valid		4P	ns
16	^t d(RSTL-ZHZ)	Delay time, RESET low to Z group high impedance	2P		ns
17	^t d(RSTH-ZV)	Delay time, RESET high to Z group valid	2P	_	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. # E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ARDY, and ASDCKE

EMIF high group consists of:

EMIF low group consists of:

High group consists of:

AHOLDA and BHOLDA

ABUSREQ and BBUSREQ

HRDY/PIRDY and HINT/PFRAME

Z group consists of: HD[31:6, 4:0]/AD[31:6, 4:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP_CLK, FSX0, FSX1/UXADDR3, FSX2,

DX0, DX1/UXADDR4, DX2/XSP_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2, TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA, GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, and

HHWIL/PTRDY (16-bit HPI mode only).




[‡]This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x6, x12 when CLKIN and PLL are stable.

[§] This parameter applies to CLKMODE x6, x12 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 µs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the clock PLL section for PLL lock times.

 $[\]P$ EMIFB address pins BEA[20:13, 11, 7] are the boot configuration pins during device reset.

[|] EMIF Z group consists of: AEA[22:3], BEA[12, 10:8, 6:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE,

RESET TIMING (CONTINUED)



† The C64x[™] has two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., ECLKIN, ECLKOUT1, and ECLKOUT2].

‡ EMIF Z group consists of: AEA[22:3], BEA[12, 10:8, 6:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE,

AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ARDY, and ASDCKE

EMIF high group consists of:

EMIF low group consists of:

High group consists of:

AHOLDA and BHOLDA

ABUSREQ and BBUSREQ

HRDY/PIRDY and HINT/PFRAME

Z group consists of: HD[31:6, 4:0]/AD[31:6, 4:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP_CLK, FSX0, FSX1/UXADDR3, FSX2,

DX0, DX1/UXADDR4, DX2/XSP_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2, TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA, GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, and

HHWIL/PTRDY (16-bit HPI mode only).

§ Boot and Device Configurations Inputs (during reset) include: EMIFB address pins BEA[20:13, 11, 7] and HD5/AD5. The PCI_EN pin *must* be driven valid at all times and the user *must not* switch values throughout device operation. The MCBSP2_EN pin *must* be driven valid at all times and the user *can* switch values throughout device operation.

Figure 30. Reset Timing[†]



EXTERNAL INTERRUPT TIMING

timing requirements for external interrupts[†] (see Figure 31)

NO.			-400 -500 -600	
		MIN	MAX	
1	t _{W(ILOW)} Width of the interrupt pulse low	2E		ns
2	t _W (IHIGH) Width of the interrupt pulse high	2E		ns

[†] E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.




Figure 31. External/NMI Interrupt Timing

HOST-PORT INTERFACE (HPI) TIMING

timing requirements for host-port interface cycles^{†‡} (see Figure 32 through Figure 39)

NO.			-5	00 00 00	UNIT
			MIN	MAX	
1	tsu(SELV-HSTBL)	Setup time, select signals valid before HSTROBE low	5		ns
2	th(HSTBL-SELV)	Hold time, select signals§ valid after HSTROBE low	2		ns
3	tw(HSTBL)	Pulse duration, HSTROBE low	8P		ns
4	tw(HSTBH)	Pulse duration, HSTROBE high between consecutive accesses	8P		ns
10	t _{su(SELV-HASL)}	Setup time, select signals§ valid before HAS low	5		ns
11	th(HASL-SELV)	Hold time, select signals§ valid after HAS low	2		ns
12	t _{su(HDV-HSTBH)}	Setup time, host data valid before HSTROBE high	5		ns
13	th(HSTBH-HDV)	Hold time, host data valid after HSTROBE high	2		ns
14	^t h(HRDYL-HSTBL)	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	2		ns
18	t _{su(HASL-HSTBL)}	Setup time, HAS low before HSTROBE low	2		ns
19	th(HSTBL-HASL)	Hold time, HAS low after HSTROBE low	2		ns

[†] HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

switching characteristics over recommended operating conditions during host-port interface cycles^{†‡} (see Figure 32 through Figure 39)

NO.	NO. PARAMETER		-40 -50 -60	00	UNIT
			MIN	MAX	
5	td(HCS-HRDY)	Delay time, HCS to HRDY¶	1	7	ns
6	td(HSTBL-HRDYH)	Delay time, HSTROBE low to HRDY high#	3	12	ns
7	td(HSTBL-HDLZ)	Delay time, HSTROBE low to HD low impedance for an HPI read	2		ns
8	td(HDV-HRDYL)	Delay time, HD valid to HRDY low	4P – 4	4P	ns
9	toh(HSTBH-HDV)	Output hold time, HD valid after HSTROBE high	3	12	ns
15	td(HSTBH-HDHZ)	Delay time, HSTROBE high to HD high impedance	3	12	ns
16	td(HSTBL-HDV)	Delay time, HSTROBE low to HD valid	3	12	ns
17	td(HSTBH-HRDYH)	Delay time, HSTROBE high to HRDY high	3	12	ns

[†] HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.



 $^{^{\}ddagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

[§] Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.


 $[\]ddagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

[¶]HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.

[#] This parameter is used during an HPID read. At the beginning of a word transfer (HPI32) or the first half-word transfer (HPI16) on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID.


This parameter is used after a word (HPI32) or the second half-word (HPI16) of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.

HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 32. HPI16 Read Timing (HAS Not Used, Tied High)




[†] For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

Figure 33. HPI16 Read Timing (HAS Used)



[‡]HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)



 $\dagger \overline{\text{HSTROBE}}$ refers to the following logical operation on $\overline{\text{HCS}}$, $\overline{\text{HDS1}}$, and $\overline{\text{HDS2}}$: [NOT($\overline{\text{HDS1}}$ XOR $\overline{\text{HDS2}}$)] OR $\overline{\text{HCS}}$.

Figure 34. HPI16 Write Timing (HAS Not Used, Tied High)




Figure 35. HPI16 Write Timing (HAS Used)




[†] For correct operation, strobe the $\overline{\text{HAS}}$ signal only once per $\overline{\text{HSTROBE}}$ active cycle. ‡ $\overline{\text{HSTROBE}}$ refers to the following logical operation on $\overline{\text{HCS}}$, $\overline{\text{HDS1}}$, and $\overline{\text{HDS2}}$: [NOT($\overline{\text{HDS1}}$ XOR $\overline{\text{HDS2}}$)] OR $\overline{\text{HCS}}$.

HRDY (case 2)

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 36. HPI32 Read Timing (HAS Not Used, Tied High)




 $[\]dagger$ For correct operation, strobe the $\overline{\text{HAS}}$ signal only once per $\overline{\text{HSTROBE}}$ active cycle.

Figure 37. HPI32 Read Timing (HAS Used)



[‡] HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

HOST-PORT INTERFACE (HPI) TIMING (CONTINUED)



 $\dagger \overline{\text{HSTROBE}}$ refers to the following logical operation on $\overline{\text{HCS}}$, $\overline{\text{HDS1}}$, and $\overline{\text{HDS2}}$: [NOT($\overline{\text{HDS1}}$ XOR $\overline{\text{HDS2}}$)] OR $\overline{\text{HCS}}$.

Figure 38. HPI32 Write Timing (HAS Not Used, Tied High)




Figure 39. HPI32 Write Timing (HAS Used)

[†] For correct operation, strobe the $\overline{\text{HAS}}$ signal only once per $\overline{\text{HSTROBE}}$ active cycle. ‡ $\overline{\text{HSTROBE}}$ refers to the following logical operation on $\overline{\text{HCS}}$, $\overline{\text{HDS1}}$, and $\overline{\text{HDS2}}$: [NOT($\overline{\text{HDS1}}$ XOR $\overline{\text{HDS2}}$)] OR $\overline{\text{HCS}}$.

PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING

timing requirements for PCLK† (see Figure 40)

NO.			-4 -5 -6	00	UNIT
			MIN	MAX	
1	t _C (PCLK)	Cycle time, PCLK	30	∞	ns
2	tw(PCLKH)	Pulse duration, PCLK high	11		ns
3	tw(PCLKL)	Pulse duration, PCLK low	11		ns
4	tsr(PCLK)	$\Delta v/\Delta t$ slew rate, PCLK	1	4	V/ns

[†] For 3.3 V operation, the reference points for the rise and fall transitions are measured at VILP MAX and VIHP MIN.




Figure 40. PCLK Timing

timing requirements for PCI reset (see Figure 41)

NO.	o		-40 -50 -60	UNIT	
			MIN	MAX	
1	tw(PRST)	Pulse duration, PRST	1		ms
2	t _{su} (PCLKA-PRSTH)	Setup time, PCLK active before PRST high	100		μs




Figure 41. PCI Reset (PRST) Timing

PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING (CONTINUED)

timing requirements for PCI inputs (see Figure 42)

NO.	o		-40 -50 -60	UNIT	
			MIN	MAX	
5	t _{su(IV-PCLKH)}	Setup time, input valid before PCLK high	7		ns
6	th(IV-PCLKH)	Hold time, input valid after PCLK high	0		ns

switching characteristics over recommended operating conditions for PCI outputs (see Figure 42)

NO.	PARAMETER		-40 -50 -60	00	UNIT
			MIN	MAX	
1	td(PCLKH-OV)	Delay time, PCLK high to output valid		11	ns
2	td(PCLKH-OIV)	Delay time, PCLK high to output invalid	2		ns
3	td(PCLKH-OLZ)	Delay time, PCLK high to output low impedance	2		ns
4	td(PCLKH-OHZ)	Delay time, PCLK high to output high impedance	·	28	ns




Figure 42. PCI Intput/Output Timing

PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING (CONTINUED)

timing requirements for serial EEPROM interface (see Figure 43)

NO.			-50	-400 -500 -600	
			MIN	MAX	
8	t _{su} (DIV-CLKH)	Setup time, XSP_DI valid before XSP_CLK high	50		ns
9	th(CLKH-DIV)	Hold time, XSP_DI valid after XSP_CLK high	0		ns

switching characteristics over recommended operating conditions for serial EEPROM interface^{†‡} (see Figure 43)

NO.	PARAMETER			-400 -500 -600		UNIT
			MIN	NOM	MAX	
1	tw(CSL)	Pulse duration, XSP_CS low		S		ns
2	td(CLKL-CSL)	Delay time, XSP_CLK low to XSP_CS low		0		ns
3	td(CSH-CLKH)	Delay time, XSP_CS high to XSP_CLK high		0.5S		ns
4	tw(CLKH)	Pulse duration, XSP_CLK high		2046P		ns
5	tw(CLKL)	Pulse duration, XSP_CLK low		2046P		ns
6	tosu(DOV-CLKH)	Output setup time, XSP_DO valid after XSP_CLK high		0.5S		ns
7	toh(CLKH-DOV)	Output hold time, XSP_DO valid after XSP_CLK high		0.5S		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

 $[\]ddagger$ S = 1/XSP_CLK frequency in ns, which equals 4092P.




Figure 43. PCI Serial EEPROM Interface Timing

MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING

timing requirements for McBSP^{†‡} (see Figure 44)

NO.				-400 -500 -600		UNIT	
				MIN	MAX		
2	tc(CKRX)	Cycle time, CLKR/X	CLKR/X ext	4P§		ns	
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	0.5t _{C(CKRX)} - 1		ns	
_		Catura time a sutamed ECD bink before CLVD law	CLKR int	9			
5	tsu(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	1		ns	
	4	Held time and seed FCD bink after CLVD law	CLKR int	6		20	
6	th(CKRL-FRH)	Hold time, external FSR high after CLKR low	CLKR ext	3		ns	
_		Outers the DD solid before OLKD by	CLKR int	8			
7	tsu(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	0		ns	
		Held fine DD velid offer CLVD leve	CLKR int	3			
8	th(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	3		ns	
40		Catura time and area I FCV bink before CLIVI law	CLKX int	9			
10	tsu(FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX ext	1		ns	
44		Held time a content of FCV high after CHVV law	CLKX int	6			
11	th(CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX ext	3		ns	

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

 $[\]ddagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

[§] The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either four times the CPU cycle time (4P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 600 MHz (P = 1.67 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 200 MHz (P = 5 ns), use 4P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies to the following hardware configuration: the serial port is a Master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a Slave.

switching characteristics over recommended operating conditions for McBSP^{†‡} (see Figure 44)

NO.	PARAMETER			-40 -50 -60	00	UNIT
					MAX	
1	td(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X CLKS input	generated from	4	10	ns
2	t _C (CKRX)	Cycle time, CLKR/X	CLKR/X int	4P\$¶		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1#	C + 1 [#]	ns
4	td(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-1	3	ns
		D. L. C. OLIVILLA DA LEOV. III.	CLKX int	-1	3	
9	td(CKXH-FXV)	Delay time, CLKX high to internal FSX valid	CLKX ext	3	9	ns
40		Disable time, DX high impedance following last data bit	CLKX int	-1	4	
12	^t dis(CKXH-DXHZ)	from CLKX high	CLKX ext	3	9	ns
40		Deleve Core OLIVA high to DV collish	CLKX int	-1+ D1	4 + D2	
13	td(CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	3 + D1	9 + D2	ns
		Delay time, FSX high to DX valid	FSX int	-1	3	
14	^t d(FXH-DXV)	ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	3	9	ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

 $^{\#}C = HorL$

S =sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see ¶ footnote above).

Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.

if DXENA = 0, then D1 = D2 = 0

if DXENA = 1, then D1 = 2P, D2 = 4P



[‡] Minimum delay times also represent minimum output hold times.

[§] P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either four times the CPU cycle time (4P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 600 MHz (P = 1.67 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 200 MHz (P = 5 ns), use 4P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies to the following hardware configuration: the serial port is a Master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a Slave.




Figure 44. McBSP Timing

timing requirements for FSR when GSYNC = 1 (see Figure 45)

NO.	D		-400 -500 -600		
		MIN	MAX		
1	t _{su(FRH-CKSH)} Setup time, FSR high before CLKS high	4		ns	
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		ns	




Figure 45. FSR Timing When GSYNC = 1

PRODUCT PREVIEW

MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)

timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 46)

NO.				-	-400 -500 -600		UNIT
			MAS	TER	SLAV	E	
			MIN	MAX	MIN	MAX	
4	t _{su} (DRV-CKXL)	Setup time, DR valid before CLKX low	12		2 – 12P		ns
5	th(CKXL-DRV)	Hold time, DR valid after CLKX low	4		5 + 24P		ns

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 46)

NO.	PARAMETER			UNIT			
				ΓER§	SLAVE		0.4.1
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T – 2	T + 3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	L – 2	L + 3			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	12P + 4	20P + 17	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L-2	L + 3			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			4P + 3	12P + 17	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			8P + 2	16P + 17	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP



[‡] For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡]For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

[¶] FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 46. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

timing requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 47)

NO.			-	-400 -500 -600		UNIT
		MASTER		SLAVE		
		MIN	MAX	MIN	MAX	
4	t _{su(DRV-CKXH)} Setup time, DR valid before CLKX high	12		2 – 12P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 24P		ns

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 47)

NO.	PARAMETER			UNIT			
			MASTER§		SLAVE		0.411
			MIN	MAX	MIN	MAX	ns
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L-2	L+3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	T – 2	T + 3			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	12P + 4	20P + 17	ns
6	t _{dis} (CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	12P + 3	20P + 17	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 4	8P + 2	16P + 17	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP

[#]FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 47. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0



[‡] For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 48)

NO.	NO.		-400 -500 -600				
		MASTER		SLAVE			
		MIN	MAX	MIN	MAX		
4	tsu(DRV-CKXH) Setup time, DR valid before CLKX high	12	12 2 – 12P		ns		
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 24P		ns	

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1^{+} (see Figure 48)

NO.	PARAMETER			UNIT			
			MASTER§		SLAVE		0.411
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	T – 2	T + 3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	H-2	H+3			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	12P + 4	20P + 17	ns
6	^t dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H+3			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			4P + 3	12P + 17	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid	·		8P + 2	16P + 17	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP



[‡] For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 48. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

timing requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1^{†‡} (see Figure 49)

NO.			- - -	UNIT		
		MAS	MASTER		SLAVE	
		MIN	MAX	MIN	MAX	
4	t _{su(DRV-CKXH)} Setup time, DR valid before CLKX high	12		2 – 12P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 24P		ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 49)

NO.		PARAMETER			-400 -500 -600		UNIT
	.,		MASTER§		SLAVE		0.411
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	H – 2	H+3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	T-2	T + 1			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	12P + 4	20P + 17	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	12P + 3	20P + 17	ns
7	^t d(FXL-DXV)	Delay time, FSX low to DX valid	L-2	L + 4	8P + 2	16P + 17	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP

For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

For all SPI Slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

CLKX period = (1 + CLKGDV) * S

[¶]FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 49. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

UTOPIA SLAVE TIMING

timing requirements for UXCLK[†] (see Figure 50)

NO.	o.		-40 -50 -60	UNIT	
			MIN	MAX	
1	t _c (UXCK)	Cycle time, UXCLK	0	20	ns
2	tw(UXCKH)	Pulse duration, UXCLK high	0.4t _C (UXCK)	0.6t _{C(UXCK)}	ns
3	tw(UXCKL)	Pulse duration, UXCLK low	0.4t _C (UXCK)	0.6t _{C(UXCK)}	ns
4	t _t (UXCK)	Transition time, UXCLK		2	ns

 $[\]dagger$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.




Figure 50. UXCLK Timing

timing requirements for URCLK[†] (see Figure 51)

NO.			-40 -50 -60	0	UNIT
			MIN	MAX	
1	tc(URCK)	Cycle time, URCLK	0	20	ns
2	tw(URCKH)	Pulse duration, URCLK high	0.4t _c (URCK)	0.6t _{C(URCK)}	ns
3	tw(URCKL)	Pulse duration, URCLK low	0.4t _c (URCK)	0.6t _{C(URCK)}	ns
4	t _t (URCK)	Transition time, URCLK		2	ns

[†] The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.




Figure 51. URCLK Timing

UTOPIA SLAVE TIMING (CONTINUED)

timing requirements for UTOPIA Slave transmit (see Figure 52)

NO.			-50	-400 -500 -600	
			MIN	MAX	
2	t _{su} (UXAV-UXCH)	Setup time, UXADDR valid before UXCLK high	4		ns
3	th(UXCH-UXAV)	Hold time, UXADDR valid after UXCLK high	1		ns
5	t _{su} (UXENBL-UXCH)	Setup time, UXENB low before UXCLK high	4		ns
6	th(UXCH-UXENBL)	Hold time, UXENB low after UXCLK high	1		ns

switching characteristics over recommended operating conditions for UTOPIA Slave transmit (see Figure 52)

NO.		PARAMETER	-400 -500 -600		UNIT	
			MIN	MAX		
1	td(UXCH-UXDV)	Delay time, UXCLK high to UXDATA valid	3	12	ns	
4	td(UXCH-UXCLAV)	Delay time, UXCLK high to UXCLAV valid	3	12	ns	
7	td(UXCH-UXSV)	Delay time, UXCLK high to UXSOC valid	3	12	ns	




Figure 52. UTOPIA Slave Transmit Timing

UTOPIA SLAVE TIMING (CONTINUED)

timing requirements for UTOPIA Slave receive (see Figure 53)

NO.			-50	-400 -500 -600	
			MIN	MAX	
1	t _{su} (URDV-URCH)	Setup time, URDATA valid before URCLK high	4		ns
2	th(URCH-URDV)	Hold time, URDATA valid after URCLK high	1		ns
3	t _{su} (URAV-URCH)	Setup time, URADDR valid before URCLK high	4		ns
4	^t h(URCH-URAV)	Hold time, URADDR valid after URCLK high	1		ns
6	t _{su} (URENBL-URCH)	Setup time, URENB low before URCLK high	4		ns
7	th(URCH-URENBL)	Hold time, URENB low after URCLK high	1		ns
8	t _{su} (URSH-URCH)	Setup time, URSOC high before URCLK high	4		ns
9	th(URCH-URSH)	Hold time, URSOC high after URCLK high	1	•	ns

switching characteristics over recommended operating conditions for UTOPIA Slave receive (see Figure 53)

NO.	PARAMETER	-400 -500 -600	UNIT	
		MIN	MAX	
5	td(URCH-URCLAV) Delay time, URCLK high to URCLAV valid	3	12	ns




Figure 53. UTOPIA Slave Receive Timing

TIMER TIMING

timing requirements for timer inputs[†] (see Figure 54)

NO.		-400 -500 -600		UNIT
		MIN	MAX	
1	t _{W(TINPH)} Pulse duration, TINP high	4P		ns
2	t _W (TINPL) Pulse duration, TINP low	4P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions for timer outputs[†] (see Figure 54)

NO.	PARAMETER		-400 -500 -600	
		MIN	MAX	
3	t _{w(TOUTH)} Pulse duration, TOUT high	8P-3		ns
4	t _{w(TOUTL)} Pulse duration, TOUT low	8P-3		ns

 \dagger P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.




Figure 54. Timer Timing

GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORT TIMING

timing requirements for GPIO inputs[†] (see Figure 55)

NO.			-400 -500 -600	
		MIN	MAX	
1	t _W (GPIH) Pulse duration, GPIx high	4P		ns
2	t _W (GPIL) Pulse duration, GPIx low	4P		ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

switching characteristics over recommended operating conditions for GPIO outputs[†] (see Figure 55)

NO.	PARAMETER		-400 -500 -600		UNIT
			MIN	MAX	
3	t _{w(GPOH)} P	Pulse duration, GPOx high	8P-3		ns
4	tw(GPOL) P	Pulse duration, GPOx low	8P-3		ns

P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.




Figure 55. GPIO Port Timing

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 56)

NO.			-400 -500 -600		UNIT
			MIN	MAX	
1	t _{c(TCK)}	Cycle time, TCK	35		ns
3	t _{su} (TDIV-TCKH)	Setup time, TDI/TMS/TRST valid before TCK high	10		ns
4	th(TCKH-TDIV)	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

switching characteristics over recommended operating conditions for JTAG test port (see Figure 56)

NO.	. PARAMETER		-400 -500 -600	
		MIN	MAX	
2	t _d (TCKL-TDOV) Delay time, TCK low to TDO valid	-3	18	ns





Figure 56. JTAG Test-Port Timing

MECHANICAL DATA

GLZ (S-PBGA-N532)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice.
- Thermally enhanced plastic package with heat slug (HSL)
- D. Flip chip application only

thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow m/s†
1	RΘ _{JC} Junction-to-case	0.27	N/A
2	ROJA Junction-to-free air	19.3	0.00
3	RΘJA Junction-to-free air	16.9	0.50
4	RΘ _{JA} Junction-to-free air	14.9	1.00
5	RӨJA Junction-to-free air	12.9	2.00

 $\overline{\dagger}$ m/s = meters per second



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265