

- **Organization:**
 - TM4SP64KPU . . . 4 194 304 x 64 Bits
 - TM8SP64KPU . . . 8 388 608 x 64 Bits
- **Single 3.3-V Power Supply**
 $(\pm 10\% \text{ Tolerance})$
- **Designed for 66-MHz 4-Clock Systems**
- **JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket**
- **TM4SP64KPU — Uses Four 64M-Bit Synchronous Dynamic RAMs (SDRAMs) (4M × 16-Bit) in Plastic Thin Small-Outline Packages (TSOPs)**
- **TM8SP64KPU — Uses Eight 64M-Bit SDRAMs (4M × 16-Bit) in Plastic TSOPs**
- **Byte-Read/Write Capability**
- **Performance Ranges:**

	SYNCHRONOUS CLOCK CYCLE TIME		ACCESS TIME		REFRESH INTERVAL t_{REF}
	t_{CK3}	t_{CK2}	t_{AC3}	t_{AC3}	
'xSP64KPU-10	10 ns	15 ns	9 ns	9 ns	
'xSP64KPU-12	12 ns	15 ns	9.5 ns	9.5 ns	64 ms

description

The TM4SP64KPU is a 32M-byte, 168-pin dual-in-line memory module (DIMM). The DIMM is composed of four TMS664164DGE, 4194304 x 16-bit SDRAMs, each in a 400-mil, 54-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS664164 data sheet (literature number SMOS690).

The TM8SP64KPU is a 64M-byte, 168-pin DIMM. The DIMM is composed of eight TMS664164DGE, 4194304 x 16-bit SDRAMs, each in a 400-mil, 54-pin plastic TSOP mounted on a substrate with decoupling capacitors. See the TMS664164 data sheet (literature number SMOS690).

operation

The TM4SP64KPU operates as four TMS664164DGE devices that are connected as shown in the TM4SP64KPU functional block diagram. The TM8SP64KPU operates as eight TMS664164DGE devices connected as shown in the TM8SP64KPU functional block diagram.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

DUAL-IN-LINE MEMORY MODULE
(TOP VIEW)



TM4SP64KPU
(SIDE VIEW)



TM8SP64KPU
(SIDE VIEW)



PIN NOMENCLATURE

A[0:11]	Row Address Inputs
A[0:7]	Column Address Inputs
A13/BA0	Bank-Select Zero
A12/BA1	Bank-Select One
<u>CAS</u>	Column-Address Strobe
CKE[0:1]	Clock Enable
CK[0:3]	System Clock
DQ[0:63]	Data-In/Data-Out
DQMB[0:7]	Data-In/Data-Out
NC	Mask Enable
<u>RAS</u>	No Connect
S[0:3]	Row-Address Strobe
SA[0:2]	Chip-Select
SCL	Serial Presence-Detect (SPD)
SDA	Device Address Input
V _{DD}	SPD Clock
V _{SS}	SPD Address/Data
WE	3.3-V Supply
	Ground
	Write Enable

PRODUCT PREVIEW

Pin Assignments

NO.	PIN NAME	NO.	PIN NAME	NO.	PIN NAME	NO.	PIN NAME
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	NC	86	DQ32	128	CKE0
3	DQ1	45	S ₂	87	DQ33	129	S ₃
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V _{DD}	48	NC	90	V _{DD}	132	NC
7	DQ4	49	V _{DD}	91	DQ36	133	V _{DD}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	NC	94	DQ39	136	NC
11	DQ8	53	NC	95	DQ40	137	NC
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{DD}	101	DQ45	143	V _{DD}
18	V _{DD}	60	DQ20	102	V _{DD}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	NC	63	CKE1	105	NC	147	NC
22	NC	64	V _{SS}	106	NC	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{DD}	68	V _{SS}	110	V _{DD}	152	V _{SS}
27	WE	69	DQ24	111	CAS	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	S ₀	72	DQ27	114	S ₁	156	DQ59
31	NC	73	V _{DD}	115	RAS	157	V _{DD}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	CK2	121	A9	163	CK3
38	A10	80	NC	122	A13/BA0	164	NC
39	A12/BA1	81	NC	123	A11	165	SA0
40	V _{DD}	82	SDA	124	V _{DD}	166	SA1
41	V _{DD}	83	SCL	125	CK1	167	SA2
42	CK0	84	V _{DD}	126	NC	168	V _{DD}

TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES

SMMS689 – AUGUST 1997


dual-in-line memory module and components

The dual-in-line memory module and components include:

- PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper


functional block diagram for the TM4SP64KPU

PRODUCT PREVIEW




LEGEND: $\overline{\text{CS}}$ = Chip select
SPD = Serial Presence Detect

functional block diagram for the TM8SP64KPU



LEGEND: \overline{CS} = Chip select
 SPD = Serial Presence Detect



TM4SP64KPU 4194304 BY 64-BIT TM8SP64KPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES

SMMS689 – AUGUST 1997

absolute maximum ratings over ambient temperature range (unless otherwise noted)[†]

Supply voltage range, V _{DD}	–0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	–0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM4SP64KPU	4 W
TM8SP64KPU	8 W
Ambient temperature range, T _A	0°C to 70°C
Storage temperature range, T _{STG}	–55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	3	3.3	3.6	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2		V _{DD} + 0.3	V
V _{IH-SPD}	High-level input voltage for SPD device	2		5.5	V
V _{IL}	Low-level input voltage	–0.3		0.8	V
T _A	Ambient temperature	0		70	°C

capacitance over recommended ranges of supply voltage and ambient temperature,
f = 1 MHz (see Note 2)

PARAMETER	TM4SP64KPU		TM8SP64KPU		UNIT
	MIN	MAX	MIN	MAX	
C _i (CK)	Input capacitance, CK input	22		22	pF
C _i (AC)	Input capacitance, address and control inputs: A0–A13, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	22		42	pF
C _i (CKE)	Input capacitance, CKE input	22		22	pF
C _O	Output capacitance	10		16	pF
C _i (DQMBx)	Input capacitance, DQMBx input	7		12	pF
C _i (Sx)	Input capacitance, Sx input	12		12	pF
C _{i/o} (SDA)	Input/output capacitance, SDA input	9		9	pF
C _i (SPD)	Input capacitance, SA0, SA1, SA2, SCL inputs	7		7	pF

NOTE 2: V_{DD} = 3.3 V ± 0.3 V. Bias on pins under test is 0 V.

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)

TM4SP64KPU

PARAMETER	TEST CONDITIONS	'4SP64KPU-10		'4SP64KPU-12		UNIT
		MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage I _{OH} = -2 mA	2.4		2.4		V
V _{OL}	Low-level output voltage I _{OL} = 2 mA		0.4		0.4	V
I _I	Input current (leakage) 0 V < V _I < V _{DD} + 0.3 V, All other pins = 0 V to V _{DD}		±10		±10	µA
I _O	Output current (leakage) 0 V < V _O < V _{DD} +0.3 V, Output disabled		±10		±10	µA
I _{CC1}	Operating current Operating current	Burst length = 1, t _{RC} ≥ t _{RC} MIN, I _{OH} /I _{OL} = 0 mA (See Notes 4, 5, and 6)	CAS latency = 2	480	460	mA
			CAS latency = 3	540	480	mA
I _{CC2P}	Precharge standby current in power-down mode	CKE ≤ V _{IL} MAX, t _{CK} = 15 ns (see Note 7)		8	8	mA
I _{CC2PS}		CKE and CK ≤ V _{IL} MAX, t _{CK} = ∞ (see Note 8)		8	8	mA
I _{CC2N}	Active standby current in non-power-down mode	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Note 7)		160	160	mA
I _{CC2NS}		t _{CK} = ∞ (see Note 8)		12	12	mA
I _{CC3P}	Active standby current in power-down mode	CKE ≤ V _{IL} MAX, t _{CK} = 15 ns (see Notes 4 and 7)		40	40	mA
I _{CC3PS}		CKE and CK ≤ V _{IL} MAX, t _{CK} = ∞ (see Notes 4 and 8)		40	40	mA
I _{CC3N}	Precharge standby current in non-power-down mode	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Notes 4 and 7)		280	260	mA
I _{CC3NS}		CKE ≥ V _{IH} MIN, CK ≤ V _{IL} MAX, t _{CK} = ∞ (see Notes 4 and 8)		80	80	mA
I _{CC4}	Burst current Burst current	Page burst, I _{OH} /I _{OL} = 0 mA All banks activated, n _{CCD} = one cycle (see Notes 9 and 10)	CAS latency = 2	580	560	mA
			CAS latency = 3	860	720	mA
I _{CC5}	Auto-refresh current Auto-refresh current	t _{RC} ≤ t _{RC} MIN (see Notes 5 and 8)	CAS latency = 2	660	640	mA
			CAS latency = 3	780	640	mA
I _{CC6}	Self-refresh current	CKE ≤ V _{IL} MAX		8	8	mA

- NOTES:
3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid..
 4. Only one bank is activated.
 5. t_{RC} ≥ MIN
 6. Control and address inputs change state only twice during t_{RC}.
 7. Control and address inputs change state only once every 30 ns.
 8. Control and address inputs do not change (stable).
 9. Control and address inputs change only once every cycle.
 10. Continuous burst access, n_{CCD} = 1 cycle

**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)

TM8SP64KPU

PARAMETER	TEST CONDITIONS	'8SP64KPU-10		'8SP64KPU-12		UNIT
		MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage $I_{OH} = -2 \text{ mA}$	2.4		2.4		V
V _{OL}	Low-level output voltage $I_{OL} = 2 \text{ mA}$		0.4		0.4	V
I _I	Input current (leakage) 0 V < V _I < V _{DD} + 0.3 V, All other pins = 0 V to V _{DD}		±20		±20	µA
I _O	Output current (leakage) 0 V < V _O < V _{DD} + 0.3 V, Output disabled		±20		±20	µA
I _{CC1}	Operating current Operating current	Burst length = 1, $t_{RC} \geq t_{RC \text{ MIN}}$ $I_{OH}/I_{OL} = 0 \text{ mA}$ (See Notes 4, 5, and 6)	CAS latency = 2	488	468	mA
			CAS latency = 3	548	488	mA
I _{CC2P}	Precharge standby current in power-down mode	CKE ≤ V _{IL} MAX, t _{CK} = 15 ns (see Note 7)		16	16	mA
I _{CC2PS}		CKE and CK ≤ V _{IL} MAX, t _{CK} = ∞ (see Note 8)		16	16	mA
I _{CC2N}	Precharge standby current in non-power-down mode	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Note 7)		320	320	mA
I _{CC2NS}		t _{CK} = ∞ (see Note 8)		24	24	mA
I _{CC3P}	Active standby current in power-down mode	CKE ≤ V _{IL} MAX, t _{CK} = 15 ns (see Notes 4 and 7)		80	80	mA
I _{CC3PS}		CKE and CK ≤ V _{IL} MAX, t _{CK} = ∞ (see Notes 4 and 8)		80	80	mA
I _{CC3N}	Active standby current in non-power-down mode	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Notes 4 and 7)		560	520	mA
I _{CC3NS}		CKE ≥ V _{IH} MIN, CK ≤ V _{IL} MAX, t _{CK} = ∞ (see Notes 4 and 8)		160	160	mA
I _{CC4}	Burst current	Page burst, I _{OH} /I _{OL} = 0 mA All banks activated, n _{CCD} = one cycle (see Notes 9 and 10)	CAS latency = 2	588	568	mA
			CAS latency = 3	868	728	mA
I _{CC5}	Auto-refresh current	$t_{RC} \leq t_{RC \text{ MIN}}$ (see Notes 5 and 8)	CAS latency = 2	668	648	mA
			CAS latency = 3	788	648	mA
I _{CC6}	Self-refresh current	CKE ≤ V _{IL} MAX		16	16	mA

NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

- 4. Only one bank is activated.
- 5. $t_{RC} \geq \text{MIN}$
- 6. Control, DQ, and address inputs change state twice during t_{RC}.
- 7. Control, DQ, and address inputs change state once every 30 ns.
- 8. Control, DQ, and address inputs do not change.
- 9. Control, DQ, and address inputs change once every cycle.
- 10. Continuous burst access, n_{CCD} = 1 cycle

ac timing requirements[†]

		'xSP64KPU-10		'xSP64KPU-12		UNIT
		MIN	MAX	MIN	MAX	
tCK2	Cycle time, CK	CAS latency = 2	15	15	15	ns
tCK3	Cycle time, CK	CAS latency = 3	10	12	12	ns
tCH	Pulse duration, CK high		3	4	4	ns
tCL	Pulse duration, CK low		3	4	4	ns
tAC2	Access time, CK high to data out (see Note 11)	CAS latency = 2	9	9.5	9.5	ns
tAC3	Access time, CK high to data out (see Note 11)	CAS latency = 3	7.5	8	8	ns
tOH	Hold time, CK high to data out		3	3	3	ns
tLZ	Delay time, CK high to DQ in low-impedance state (see Note 12)		2	2	2	ns
tHZ	Delay time, CK high to DQ in high-impedance state (see Note 13)		8	8	8	ns
tIS	Setup time, address, control, and data input		3	3	3	ns
tIH	Hold time, address, control, and data input		1	1	1	ns
tCESP	Power down/self-refresh exit time		10	12	12	ns
tRAS	Delay time, ACTV command to DEAC or DCAB command		50	60	60	ns
tRC	Delay time, ACTV,MRS,REFR,or SLFR to ACTV,MRS,REFR,or SLFR command		80	90	90	ns
tRCD	Delay time ACTV command to READ,READ-P,WRT,or WRT-P command (see Note 14)		30	30	30	ns
tRP	Delay time, DEAC or DCAB command to ACTV,MRS,REFR, or SLFR command		30	30	30	ns
tRRD	Delay time,ACTV command in one bank to ACTV command in the other bank		20	24	24	ns
tRSA	Delay time,MRS command to ACTV,MRS,REFR,or SLFR command		20	24	24	ns
tAPR	Final data out of READ-P operation to ACTV,MRS,SLFR,or REFR command		$t_{RP} - (CL-1) * t_{CK}$		ns	
tAPW	Final data in of WRT-P operation to ACTV,MRS,SLFR,or REFR command		$t_{RP} + 1 t_{CK}$		ns	
tWR	Delay time, final data in of WRT operation to DEAC or DCAB command		10	12	12	ns
tT	Transition time	1	5	1	5	ms

[†] All references are made to the rising transition of CK unless otherwise noted.

- NOTES: 11. tAC is referenced from the rising transition of CK that precedes the data-out cycle. For example, the first data out tAC is referenced from the rising transition of ck that is read latency (one cycle after the READ command). Access time is measured at output reference level 1.4 V.
12. tLZ is measured from the rising transition of ck that is read latency (one cycle after the READ command).
13. tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
14. For read or write operations with automatic deactivate, tRCD must be set to satisfy minimum tRAS.

**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

clock timing requirements[†]

		'xSP64KPU-10		'xSP64KPU-12		UNIT [‡]
		MIN	MAX	MIN	MAX	
t _{REF}	Refresh interval			64	64	ms
nCCD	Delay time, READ or WRT command to an interrupting command	1		1		cycle
nCDD	Delay time, CS low or high to input enabled or inhibited	0	0	0	0	cycle
nCLE	Delay time, CKE high or low to CK enabled or disabled	1	1	1	1	cycle
nCWL	Delay time, final data in of WRT operation to READ, READ-P, WRT, or WRT-P	1		1		cycle
nDID	Delay time, ENBL or MASK command to enabled or masked data in	0	0	0	0	cycle
nDOD	Delay time, ENBL or MASK command to enabled or masked data out	2	2	2	2	cycle
nHZP2	Delay time, DEAC or DCAB, command to DQ in high-impedance state	CAS latency = 2		2	2	cycle
nHZP3	Delay time, DEAC or DCAB, command to DQ in high-impedance state	CAS latency = 3		3	3	cycle
nWCD	Delay time, WRT command to first data in	0	0	0	0	cycle

[†]All references are made to the rising transition of CK unless otherwise noted.

[‡]A CK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CK cycles occurring during the time when CKE is asserted low).

serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see tables below). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Tables in this section list the SPD contents as follows:

Table 1—TM4SP64KPU

Table 2—TM8SP64KPU

Table 1. Serial Presence-Detect Data for the TM4SP64KPU

BYTE NO.	DESCRIPTION OF FUNCTION	TM4SP64KPU-10		TM4SP64KPU-12	
		ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM, . . .)	SDRAM	04h	SDRAM	04h
3	Number of row addresses on this assembly	12	0Ch	12	0Ch
4	Number of column addresses on this assembly	8	08h	8	08h
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h
6	Data width of this assembly	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h
9	SDRAM cycle time at maximum supported CAS latency (CL), CL = X	tCK = 10 ns	A0h	tCK = 12 ns	C0h
10	SDRAM access from clock at CL = X	tAC = 7.5 ns	75h	tAC = 8 ns	80h
11	DIMM configuration type (non-parity, parity, error correcting code [ECC])	Non-Parity	00h	Non-Parity	00h
12	Refresh rate/type	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h
13	SDRAM width, primary DRAM	x16	10h	x16	10h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h
15	Minimum clock delay, back-to-back random column addresses	1 CK cycle	01h	1 CK cycle	01h
16	Burst lengths supported	1, 2, 4, 8, full page	8Fh	1, 2, 4, 8, full page	8Fh
17	Number of banks on each SDRAM device	4 banks	04h	4 banks	04h
18	CAS latencies supported	2, 3	06h	2, 3	06h
19	CS latency	0	01h	0	01h
20	Write latency	0	01h	0	01h
21	SDRAM module attributes	Non-buffered/ Non-registered	00h	Non-buffered/ Non-registered	00h
22	SDRAM device attributes: general	VDD tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh	VDD tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh
23	Minimum clock cycle time at CL = X – 1	tCK = 15 ns	F0h	tCK = 15 ns	F0h

**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

serial presence detect (continued)

Table 1. Serial Presence-Detect Data for the TM4SP64KPU (Continued)

BYTE NO.	DESCRIPTION OF FUNCTION	TM4SP64KPU-10		TM4SP64KPU-12	
		ITEM	DATA	ITEM	DATA
24	Maximum data-access time from clock at CL = X – 1	tAC = 9 ns	90h	tAC = 9.5 ns	95h
25	Minimum clock cycle time at CL = X – 2	N/A	00h	N/A	00h
26	Maximum data-access time from clock at CL = X – 2	N/A	00h	N/A	00h
27	Minimum row precharge time	tRP = 30 ns	1Eh	tRP = 30ns	1Eh
28	Minimum row-active to row-active delay	tRRD = 20 ns	14h	tRRD = 24 ns	18h
29	Minimum RAS-to-CAS delay	tRCD = 30 ns	1Eh	tRCD = 30 ns	1Eh
30	Minimum RAS pulse width	tRAS = 50 ns	32h	tRAS = 60 ns	3Ch
31	Density of each bank on module	32M Bytes	08h	32M Bytes	08h
32–61	Superset features (may be used in the future)				
62	SPD revision	Rev. 1	01h	Rev. 1	01h
63	Checksum for byte 0–62	60	3Ch	122	7Ah
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD	
91	Die revision code†	TBD		TBD	
92	PCB revision code†	TBD		TBD	
93–94	Manufacturing date†	TBD		TBD	
95–98	Assembly serial number†	TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD	
126–127	Vendor specific data†	TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD	
167–255	Open				

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

serial presence detect (continued)

Table 2. Serial Presence-Detect Data for the TM8SP64KPU

BYTE NO.	DESCRIPTION OF FUNCTION	TM8SP64KPU-10		TM8SP64KPU-12	
		ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM, . . .)	SDRAM	04h	SDRAM	04h
3	Number of row addresses on this assembly	12	0Ch	12	0Ch
4	Number of column addresses on this assembly	8	08h	8	08h
5	Number of module banks on this assembly	2 banks	02h	2 banks	02h
6	Data width of this assembly	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h
9	SDRAM cycle time at maximum supported CAS latency (CL), CL = X	tCK = 10 ns	A0h	tCK = 12 ns	C0h
10	SDRAM access from clock at CL = X	tAC = 7.5 ns	75h	tAC = 8 ns	80h
11	DIMM configuration type (non-parity, parity, error correcting code [ECC])	Non-Parity	00h	Non-Parity	00h
12	Refresh rate/type	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h
13	SDRAM width, primary DRAM	x16	10h	x16	10h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h
15	Minimum clock delay, back-to-back random column addresses	1 CK cycle	01h	1 CK cycle	01h
16	Burst lengths supported	1, 2, 4, 8, full page	8Fh	1, 2, 4, 8, full page	8Fh
17	Number of banks on each SDRAM device	4 banks	04h	4 banks	04h
18	CAS latencies supported	2, 3	06h	2, 3	06h
19	CS latency	0	01h	0	01h
20	Write latency	0	01h	0	01h
21	SDRAM module attributes	Non-buffered/ Non-registered	00h	Non-buffered/ Non-registered	00h
22	SDRAM device attributes: general	V _{DD} tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh	V _{DD} tolerance = (+10%), Burst read/write, precharge all, auto precharge	0Eh
23	Minimum clock cycle time at CL = X – 1	tCK = 15 ns	F0h	tCK = 15 ns	F0h
24	Maximum data-access time from clock at CL = X – 1	tAC = 9 ns	90h	tAC = 9.5 ns	95h
25	Minimum clock cycle time at CL = X – 2	N/A	00h	N/A	00h
26	Maximum data-access time from clock at CL = X – 2	N/A	00h	N/A	00h

**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

serial presence detect (continued)


Table 2. Serial Presence-Detect Data for the TM8SP64KPU (Continued)

BYTE NO.	DESCRIPTION OF FUNCTION	TM8SP64KPU-10		TM8SP64KPU-12	
		ITEM	DATA	ITEM	DATA
27	Minimum row precharge time	$t_{RP} = 30$ ns	1Eh	$t_{RP} = 30$ ns	1Eh
28	Minimum row-active to row-active delay	$t_{RRD} = 20$ ns	14h	$t_{RRD} = 24$ ns	18h
29	Minimum RAS-to-CAS delay	$t_{RCD} = 30$ ns	1Eh	$t_{RCD} = 30$ ns	1Eh
30	Minimum RAS pulse width	$t_{RAS} = 50$ ns	32h	$t_{RAS} = 60$ ns	3Ch
31	Density of each bank on module	32M Bytes	08h	32M Bytes	08h
32–61	Superset features (may be used in the future)				
62	SPD revision	Rev. 1	01h	Rev. 1	01h
63	Checksum for byte 0–62	61	3Dh	123	7Bh
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD	
91	Die revision code†	TBD		TBD	
92	PCB revision code†	TBD		TBD	
93–94	Manufacturing date†	TBD		TBD	
95–98	Assembly serial number†	TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD	
126–127	Vendor specific data†	TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD	
167–255	Open				

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

device symbolization (TM4SP64KPU)



YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE A: Location of symbolization may vary.


**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

MECHANICAL DATA

BR (R-PDIM-N168)

DUAL IN-LINE MEMORY MODULE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MO-161
 D. Dimension includes de-panelization variations; applies between notch and tab edge.
 E. Outline may vary above notches to allow router/panelization irregularities.

**TM4SP64KPU 4194304 BY 64-BIT
TM8SP64KPU 8388608 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES**

SMMS689 – AUGUST 1997

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.