

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

- **Organization**
 - TM2EP64DxN . . . 2097152 × 64 Bits
 - TM2EP72DxN . . . 2097152 × 72 Bits
 - TM4EP64DxN . . . 4194304 × 64 Bits
 - TM4EP72DxN . . . 4194304 × 72 Bits
- **Single 3.3-V Power Supply**
(±10% Tolerance)
- **TM2EP64DxN — Uses Eight 16M-Bit (2M×8-Bit) Dynamic Random Access Memories (DRAMs) in Thin Small-Outline Package (TSOP), or Small-Outline J-Lead Package (SOJ)**
- **TM2EP72DxN — Uses Nine 16M-Bit (2M×8-Bit) DRAMs in TSOP, or SOJ**
- **TM4EP64DxN — Uses 16 16M-Bit (2M×8-Bit) DRAMs in TSOP, or SOJ**
- **TM4EP72DxN — Uses 18 16M-Bit (2M×8-Bit) DRAMs in TSOP, or SOJ**
- **Performance ranges**

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	tRAC MAX	tCAC MAX	tAA MAX	tHPC MIN
'xEPMxxDxN-50	50 ns	13 ns	25 ns	20 ns
'xEPMxxDxN-60	60 ns	15 ns	30 ns	25 ns
'xEPMxxDxN-70	70 ns	18 ns	35 ns	30 ns

description

The TM2EP64DPN is a 16M-byte, 168-pin, dual-in-line memory module (DIMM). The DIMM is composed of eight TMS427809A, 2097152 byte × 8-bit 2K-refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS427809A data sheet (literature number SMKS887). The TM2EP64DJN is available with an SOJ package (DZ suffix).

The TM2EP72DPN is a 16M-byte, 168-pin DIMM. The DIMM is composed of nine TMS427809A, 2097152 byte × 8-bit 2K-refresh EDO DRAMs, mounted on a substrate with decoupling capacitors. See the TMS427809A data sheet (literature number SMKS887). The TM2EP72DJN is available with an SOJ package (DZ suffix).

The TM4EP64DPN is a 32M-byte, 168-pin, dual-in-line memory module (DIMM). The DIMM is composed of sixteen TMS427809A, 2097152 × 8-bit 2K-refresh EDO DRAMs, mounted on a substrate with decoupling capacitors. The TM4EP64DJN is available with an SOJ package (DZ suffix).

The TM4EP72DPN is a 32M-byte, 168-pin DIMM. The DIMM is composed of 18 TMS427809A, 2097152 × 8-bit 2K-refresh EDO DRAMs, mounted on a substrate with decoupling capacitors. See the TMS427809A data sheet (literature number SMKS887). The TM4EP72DJN is available with an SOJ package (DZ suffix).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

operation


The TMxEPxxDxN DIMMs operate as displayed in Table 1.

Table 1. TMxEPxxDxN DIMM Device Table

DIMM	DEVICE AND QUANTITY ()	
TM2EP64DxN	TMS427809A (8)	Connected as shown in the functional block diagram.
TM2EP72DxN	TMS427809A (9)	
TM4EP64DxN	TMS427809A (16)	
TM4EP72DxN	TMS427809A (18)	

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998



**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
 TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

Pin Assignments

PIN NO.	NAME	PIN NO.	NAME	PIN NO.	NAME	PIN NO.	NAME
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	OE ₂	86	DQ32	128	NC
3	DQ1	45	RAS ₂	87	DQ33	129	RAS ₃
4	DQ2	46	CAS ₂	88	DQ34	130	CAS ₆
5	DQ3	47	CAS ₃	89	DQ35	131	CAS ₇
6	V _{DD}	48	WE ₂	90	V _{DD}	132	NC
7	DQ4	49	V _{DD}	91	DQ36	133	V _{DD}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{DD}	101	DQ45	143	V _{DD}
18	V _{DD}	60	DQ20	102	V _{DD}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	CB0	63	NC	105	CB4	147	NC
22	CB1	64	V _{SS}	106	CB5	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{DD}	68	V _{SS}	110	V _{DD}	152	V _{SS}
27	WE ₀	69	DQ24	111	NC	153	DQ56
28	CAS ₀	70	DQ25	112	CAS ₄	154	DQ57
29	CAS ₁	71	DQ26	113	CAS ₅	155	DQ58
30	RAS ₀	72	DQ27	114	RAS ₁	156	DQ59
31	OE ₀	73	V _{DD}	115	NC	157	V _{DD}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	NC	121	A9	163	NC
38	A10	80	NC	122	NC	164	NC
39	NC	81	NC	123	NC	165	SA0
40	V _{DD}	82	SDA	124	V _{DD}	166	SA1
41	V _{DD}	83	SCL	125	NC	167	SA2
42	NC	84	V _{DD}	126	NC	168	V _{DD}



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

dual-in-line memory module and components

The dual-in-line memory module and components include:

- PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**


SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

functional block diagram



The following table shows the four DIMM modules and locations (Ux/UBx) that are used.

COMPONENT TABLE

MODULE	LOCATIONS USED
TM2EP64DxN	U[0:7]
TM2EP72DxN	U[0:8]
TM4EP64DxN	U[0:7], UB[0:7]
TM4EP72DxN	U[0:8], UB[0:8]



Legend: SPD = Serial Presence Detect



**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V_{DD}	–0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	–0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM2EP64DxN	8 W
TM2EP72DxN	9 W
TM4EP64DxN	16 W
TM4EP72DxN	18 W
Ambient temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	–55°C to 125°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
V_{SS}	Supply voltage	0			V
V_{IH}	High-level input voltage	2		$V_{DD} + 0.3$	V
V_{IH-SPD}	High-level input voltage for the SPD device	2		5.5	V
V_{IL}	Low-level input voltage	–0.3		0.8	V
T_A	Ambient temperature	0		70	°C

**capacitance over recommended ranges of supply voltage and ambient temperature, $f = 1$ MHz
(see Note 2)**

PARAMETER	'2EP64DxN		'2EP72DxN		'4EP64DxN		'4EP72DxN		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$C_i(A)$	Input capacitance, A0–A10	42	47	82	92	92	92	92	pF
$C_i(OE)$	Input capacitance, OEx	30	37	58	72	72	72	72	pF
$C_i(CAS)$	Input capacitance, CASx	9	16	16	30	30	30	30	pF
$C_i(RAS)$	Input capacitance, RASx	30	37	30	37	30	37	37	pF
$C_i(W)$	Input capacitance, WEx	30	37	38	37	37	37	37	pF
C_o	Output capacitance	9	9	16	16	16	16	16	pF
$C_{i/o}(SDA)$	Input/output capacitance, SDA input	9	9	9	9	9	9	9	pF
$C_i(SPD)$	Input capacitance, SA0,SA1,SA2,SCL inputs	7	7	7	7	7	7	7	pF

NOTE 2: $V_{DD} = \text{NOM}$ supply voltage $\pm 10\%$, and the bias on pins under test is 0 V.

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

TM2EP64DxN

PARAMETER	TEST CONDITIONS [†]		'2EP64DxN-50	'2EP64DxN-60	'2EP64DxN-70	UNIT	
			MIN	MAX	MIN		
V_{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}$	LV TTL	2.4	2.4	2.4	V
		$I_{OH} = -100 \mu\text{A}$	LVC MOS	$V_{DD} - 0.2$	$V_{DD} - 0.2$	$V_{DD} - 0.2$	
V_{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$	LV TTL	0.4	0.4	0.4	V
		$I_{OL} = 100 \mu\text{A}$	LVC MOS	0.2	0.2	0.2	
I_I	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, V_I = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to V_{DD}		± 10	± 10	± 10	μA
I_O	Output current (leakage)	$V_{DD} = 3.6 \text{ V}, V_O = 0 \text{ V to } V_{DD},$ $\overline{\text{CAS}}_x$ high		± 10	± 10	± 10	μA
$I_{CC1}^{\ddagger\$}$	Read- or write-cycle current	$V_{DD} = 3.6 \text{ V},$ Minimum cycle		960	800	720	mA
I_{CC2}	Standby current	$V_{IH} = 2 \text{ V (LV TTL),}$ After one memory cycle, $\overline{\text{RAS}}_x$ and $\overline{\text{CAS}}_x$ high		16	16	16	mA
		$V_{IH} = V_{DD} - 0.2 \text{ V}$ (LVC MOS), After one memory cycle, $\overline{\text{RAS}}_x$ and $\overline{\text{CAS}}_x$ high		8	8	8	mA
$I_{CC3}^{\ddagger\$}$	Average refresh current ($\overline{\text{RAS}}$ -only refresh or CBR)	$V_{DD} = 3.6 \text{ V},$ Minimum cycle, $\overline{\text{RAS}}_x$ cycling, $\overline{\text{CAS}}_x$ high ($\overline{\text{RAS}}$ -only refresh), $\overline{\text{RAS}}_x$ low after $\overline{\text{CAS}}_x$ low (CBR)		960	800	720	mA
$I_{CC4}^{\ddagger\$}$	Average EDO current	$V_{DD} = 3.6 \text{ V}, t_{HPC} = \text{MIN},$ $\overline{\text{RAS}}_x$ low, $\overline{\text{CAS}}_x$ cycling		880	720	640	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{\text{RAS}}_x = V_{IL}$

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

TM2EP72DxN

PARAMETER	TEST CONDITIONS [†]		'2EP72DxN-50		'2EP72DxN-60		'2EP72DxN-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
V_{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}$	LVTTL	2.4	2.4	2.4	2.4	2.4	V
		$I_{OH} = -100 \mu\text{A}$	LVCMOS	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	
V_{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$	LVTTL	0.4	0.4	0.4	0.4	0.4	V
		$I_{OL} = 100 \mu\text{A}$	LVCMOS	0.2	0.2	0.2	0.2	0.2	
I_I	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, V_I = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to V_{DD}		± 10	μA				
I_O	Output current (leakage)	$V_{DD} = 3.6 \text{ V}, V_O = 0 \text{ V to } V_{DD},$ CASx high		± 10	μA				
$I_{CC1}^{\ddagger\$}$	Read- or write-cycle current	$V_{DD} = 3.6 \text{ V},$ Minimum cycle		976	816	736	736	736	mA
I_{CC2}	Standby current	$V_{IH} = 2 \text{ V (LVTTL),}$ After one memory cycle, RASx and CASx high		18	18	18	18	18	mA
		$V_{IH} = V_{DD} - 0.2 \text{ V}$ (LVCMOS), After one memory cycle, RASx and CASx high		9	9	9	9	9	mA
$I_{CC3}^{\ddagger\$}$	Average refresh current (RASx-only refresh or CBR)	$V_{DD} = 3.6 \text{ V},$ Minimum cycle, RASx cycling, CASx high (RAS-only refresh), RASx low after CASx low (CBR)		976	816	736	736	736	mA
$I_{CC4}^{\ddagger\$}$	Average EDO current	$V_{DD} = 3.6 \text{ V},$ RASx low, $t_{HPC} = \text{MIN},$ CASx cycling	990	810	720	720	720	mA	

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{\text{RASx}} = V_{IL}$

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

TM4EP64DxN

PARAMETER	TEST CONDITIONS [†]		'4EP64DxN-50	'4EP64DxN-60	'4EP64DxN-70	UNIT	
			MIN	MAX	MIN		
V_{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}$	LV TTL	2.4	2.4	2.4	V
		$I_{OH} = -100 \mu\text{A}$	LV CMOS	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	
V_{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$	LV TTL	0.4	0.4	0.4	V
		$I_{OL} = 100 \mu\text{A}$	LV CMOS	0.2	0.2	0.2	
I_I	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, V_I = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to V_{DD}		± 20	± 20	± 20	μA
I_O	Output current (leakage)	$V_{DD} = 3.6 \text{ V}, V_O = 0 \text{ V to } V_{DD},$ $\overline{\text{CASx}}$ high		± 20	± 20	± 20	μA
$I_{CC1}^{\ddagger\$}$	Read- or write-cycle current	$V_{DD} = 3.6 \text{ V},$ Minimum cycle		976	816	736	mA
I_{CC2}	Standby current	$V_{IH} = 2 \text{ V (LV TTL),}$ <u>After one memory cycle,</u> $\overline{\text{RASx}}$ and $\overline{\text{CASx}}$ high		32	32	32	mA
		$V_{IH} = V_{DD} - 0.2 \text{ V}$ (LV CMOS), <u>After one memory cycle,</u> $\overline{\text{RASx}}$ and $\overline{\text{CASx}}$ high		16	16	16	mA
$I_{CC3}^{\ddagger\$}$	Average refresh current ($\overline{\text{RASx}}$ -only refresh or CBR)	$V_{DD} = 3.6 \text{ V},$ Minimum cycle, $\overline{\text{RASx}}$ cycling, $\overline{\text{CASx}}$ high ($\overline{\text{RAS}}$ -only refresh), $\overline{\text{RASx}}$ low after $\overline{\text{CASx}}$ low (CBR)		976	816	736	mA
$I_{CC4}^{\ddagger\$}$	Average EDO current	$V_{DD} = 3.6 \text{ V}, t_{HPC} = \text{MIN},$ $\overline{\text{RASx}}$ low, $\overline{\text{CASx}}$ cycling		896	736	656	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{\text{RASx}} = V_{IL}$

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

TM4EP72DxN

PARAMETER	TEST CONDITIONS [†]		'4EP72DxN-50		'4EP72DxN-60		'4EP72DxN-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
V_{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}$	LVTTL	2.4	2.4	2.4	2.4	2.4	V
		$I_{OH} = -100 \mu\text{A}$	LVCMOS	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	
V_{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$	LVTTL	0.4	0.4	0.4	0.4	0.4	V
		$I_{OL} = 100 \mu\text{A}$	LVCMOS	0.2	0.2	0.2	0.2	0.2	
I_I	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, V_I = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to V_{DD}		± 20	μA				
I_O	Output current (leakage)	$V_{DD} = 3.6 \text{ V}, V_O = 0 \text{ V to } V_{DD},$ CASx high		± 20	μA				
$I_{CC1}^{\ddagger\$}$	Read- or write-cycle current	$V_{DD} = 3.6 \text{ V},$ Minimum cycle		1098	918	828	828	mA	
I_{CC2}	Standby current	$V_{IH} = 2 \text{ V (LVTTL),}$ After one memory cycle, RASx and CASx high		36	36	36	36	mA	
		$V_{IH} = V_{DD} - 0.2 \text{ V}$ (LVCMOS), After one memory cycle, RASx and CASx high		18	18	18	18	mA	
$I_{CC3}^{\ddagger\$}$	Average refresh current (RASx-only refresh or CBR)	$V_{DD} = 3.6 \text{ V},$ Minimum cycle, RASx cycling, CASx high (RAS-only refresh), RASx low after CASx low (CBR)		1098	918	828	828	mA	
$I_{CC4}^{\ddagger\$}$	Average EDO current	$V_{DD} = 3.6 \text{ V}, t_{HPC} = \text{MIN},$ RASx low, CASx cycling		1008	828	738	738	mA	

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RASx} = V_{IL}$

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

**switching characteristics over recommended ranges of supply voltage and ambient temperature
(see Note 3)**

PARAMETER	'xEP64DxN-50 'xEP72DxN-50		'xEP64DxN-60 'xEP72DxN-60		'xEP64DxN-70 'xEP72DxN-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA} Access time from column address (see Note 4)		25		30		35	ns
t _{CAC} Access time from CAS _x (see Note 4)		13		15		18	ns
t _{CPA} Access time from CAS _x precharge (see Note 4)		28		35		40	ns
t _{RAC} Access time from RAS _x (see Note 4)		50		60		70	ns
t _{OEA} Access time from OEx (see Note 4)		13		15		18	ns
t _{CLZ} Delay time, CAS _x to output in low impedance	0		0		0		ns
t _{TREZ} Output buffer turn off delay from RAS _x (see Note 5)	3	13	3	15	3	18	ns
t _{TCEZ} Output buffer turn off delay from CAS _x (see Note 5)	3	13	3	15	3	18	ns
t _{TOEZ} Output buffer turn off delay from OEx (see Note 5)	3	13	3	15	3	18	ns
t _{TWEZ} Output buffer turn off delay from WEx (see Note 5)	3	13	3	15	3	18	ns

NOTES: 3. With ac parameters, it is assumed that t_T = 2 ns.

4. Access times are measured with output reference levels of V_{OH} = 2 V and V_{OL} = 0.8 V.

5. The maximum values of t_{TREZ}, t_{TCEZ}, t_{TOEZ}, and t_{TWEZ} are specified when the outputs are no longer driven. Data-in should not be driven until one of the applicable maximum values is satisfied.

EDO timing requirements (see Note 3)

	'xEP64DxN-50 'xEP72DxN-50		'xEP64DxN-60 'xEP72DxN-60		'xEP64DxN-70 'xEP72DxN-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{HPC} Cycle time, EDO page mode, read-write	20		25		30		ns
t _{PRWC} Cycle time, EDO read-write	57		68		78		ns
t _{CSH} Delay time, RAS _x active to CAS _x precharge	40		48		58		ns
t _{CHO} Hold time, OEx from CAS _x	7		10		10		ns
t _{DOH} Hold time, output from CAS _x	5		5		5		ns
t _{OEP} Precharge time, OEx	5		5		5		ns
t _{CAS} Pulse duration, CAS _x active	8	10000	10	10000	12	10000	ns
t _{WPE} Pulse duration, WEx active (output disable only)	7		7		7		ns
t _{CP} Pulse duration, CAS _x precharge	8		10		10		ns
t _{OCH} Setup time, OEx before CAS _x	8		10		10		ns
t _{OEP} Precharge time, OEx	5		5		5		ns

NOTE 3: With ac parameters, it is assumed that t_T = 2 ns.

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

ac timing requirements

	'xEP64DxN-50 'xEP72DxN-50	'xEP64DxN-60 'xEP72DxN-60		'xEP64DxN-70 'xEP72DxN-70		UNIT		
		MIN	MAX	MIN	MAX			
t _{RC}	Cycle time, random read or write	84		104		124	ns	
t _{RWC}	Cycle time, read-write	111		135		160	ns	
t _{RASP}	Pulse duration, RAS _x active, fast page mode (see Note 6)	50	100 000	60	100 000	70	100 000	ns
t _{RAS}	Pulse duration, RAS _x active, non-page mode (see Note 6)	50	10 000	60	10 000	70	10 000	ns
t _{RP}	Pulse duration, RAS _x precharge	30		40		50	ns	
t _{WP}	Pulse duration, write command	8		10		10	ns	
t _{RASS}	Pulse duration, RAS _x active, self refresh (see Note 7)	100		100		100	μs	
t _{RPS}	Pulse duration, RAS _x precharge after self refresh	90		110		130	ns	
t _{ASC}	Setup time, column address	0		0		0	ns	
t _{ASR}	Setup time, row address	0		0		0	ns	
t _{DS}	Setup time, data in (see Note 8)	0		0		0	ns	
t _{RCS}	Setup time, read command	0		0		0	ns	
t _{CWL}	Setup time, write command before CAS _x precharge	8		10		12	ns	
t _{RWL}	Setup time, write command before RAS _x precharge	8		10		12	ns	
t _{WCS}	Setup time, write command before CAS _x active (early-write only)	0		0		0	ns	
t _{WRP}	Setup time, WEx high before RAS _x low (CBR refresh only)	10		10		10	ns	
t _{CSR}	Setup time, CAS _x referenced to RAS _x (CBR refresh only)	5		5		5	ns	
t _{CAH}	Hold time, column address	8		10		12	ns	
t _{DH}	Hold time, data in (see Note 8)	8		10		12	ns	
t _{RAH}	Hold time, row address	8		10		10	ns	
t _{RCH}	Hold time, read command referenced to CAS _x (see Note 9)	0		0		0	ns	
t _{RRH}	Hold time, read command referenced to RAS _x (see Note 9)	0		0		0	ns	
t _{WCH}	Hold time, write command during CAS _x active (early-write only)	8		10		12	ns	
t _{ROH}	Hold time, RAS _x referenced to OEx	8		10		10	ns	
t _{WRH}	Hold time, WEx high after RAS _x low (CBR refresh only)	10		10		10	ns	
t _{CHR}	Hold time, CAS _x referenced to RAS _x (CBR refresh only)	10		10		10	ns	
t _{OEH}	Hold time, OEx command	13		15		18	ns	
t _{RHCP}	Hold time, RAS _x active from CAS _x precharge	28		35		40	ns	
t _{CHS}	Hold time, CAS _x referenced to RAS _x (self refresh only)	-50		-50		-50	ns	
t _{AWD}	Delay time, column address to write command (read-write only)	42		49		57	ns	
t _{CRP}	Delay time, CAS _x precharge to RAS _x	5		5		5	ns	

- NOTES:
6. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
 7. During the period of $10 \mu s \leq t_{RASS} \leq 100 \mu s$, the device is in a transition state from normal-operation mode to self-refresh mode.
 8. Referenced to the later of CAS_x or WEx in write operations
 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
 TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

ac timing requirements (continued)

	'xEP64DxN-50 'xEP72DxN-50	'xEP64DxN-60 'xEP72DxN-60		'xEP64DxN-70 'xEP72DxN-70		UNIT		
		MIN	MAX	MIN	MAX			
tCWD	Delay time, CASx to write command (read-write only)	30		34		40	ns	
tOED	Delay time, OEx to data in	13		15		18	ns	
tRAD	Delay time, RASx to column address (see Note 10)	10	25	12	30	12	35	ns
tRAL	Delay time, column address to RASx precharge	25		30		35	ns	
tCAL	Delay time, column address to CASx precharge	18		20		25	ns	
tRCD	Delay time, RASx to CASx (see Note 10)	12	37	14	45	14	52	ns
tRPC	Delay time, RASx precharge to CASx	5		5		5	ns	
tRSH	Delay time, CASx active to RASx precharge	8		10		12	ns	
tRWD	Delay time, RASx to write command (read-write only)	67		79		92	ns	
tCPW	Delay time, CASx precharge to write command (read-write only)	45		54		62	ns	
tREF	Refresh time interval		32		32	32	ms	
tT	Transition time	2	30	2	30	2	30	ns

NOTE 10: The maximum value is specified only to ensure access time.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, DRAM organization, and timing parameters (see tables below). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments module comply with the current JEDEC SPD Standard. Please see the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Tables in this section list the SPD contents as follows:

Table 2–TM2EP64DxN

Table 4–TM4EP64DxN

Table 3–TM2EP72DxN

Table 5–TM4EP72DxN

Table 2. Serial Presence Detect Data for the TM2EP64DxN

BYTE NO.	FUNCTION DESCRIBED	'2EP64DxN-50		'2EP64DxN-60		'2EP64DxN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS _x access time of module	t _{RAC} = 50 ns	32h	t _{RAC} = 60 ns	3Ch	t _{RAC} = 70 ns	46h
10	CAS _x access time of module	t _{CAC} = 13 ns	0Dh	t _{CAC} = 15 ns	0Fh	t _{CAC} = 18 ns	12h
11	DIMM configuration type (non-parity, parity, ECC)	Non-Parity	00h	Non-Parity	00h	Non-Parity	00h
12	Refresh rate/type	15.6 µs	00h	15.6 µs	00h	15.6 µs	00h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	41	29h	53	35h	66	42h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
 TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

serial presence detect (continued)

Table 2. Serial Presence Detect Data for the TM2EP64DxN (Continued)

BYTE NO.	FUNCTION DESCRIBED	'2EP64DxN-50		'2EP64DxN-60		'2EP64DxN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

serial presence detect (continued)

Table 3. Serial Presence Detect Data for the TM2EP72DxN

BYTE NO.	FUNCTION DESCRIBED	'2EP72DxN-50		'2EP72DxN-60		'2EP72DxN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h
6	Data width of this assembly	72 bits	48h	72 bits	48h	72 bits	48h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS _x access time of module	t _{RAC} = 50 ns	32h	t _{RAC} = 60 ns	3Ch	t _{RAC} = 70 ns	46h
10	CAS _x access time of module	t _{CAC} = 13 ns	0Dh	t _{CAC} = 15 ns	0Fh	t _{CAC} = 18 ns	12h
11	DIMM configuration type (non-parity, parity, ECC)	ECC	02h	ECC	02h	ECC	02h
12	Refresh rate/type	15.6 µs	00h	15.6 µs	00h	15.6 µs	00h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	x8	08h	x8	08h	x8	08h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	59	3Bh	71	47h	84	54h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

serial presence detect (continued)

Table 4. Serial Presence Detect Data for the TM4EP64DxN

BYTE NO.	FUNCTION DESCRIBED	'4EP64DxN-50		'4EP64DxN-60		'4EP64DxN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah
5	Number of module banks on this assembly	2 banks	02h	2 banks	02h	2 banks	02h
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RASx access time of module	tRAC = 50 ns	32h	tRAC = 60 ns	3Ch	tRAC = 70 ns	46h
10	CASx access time of module	tCAC = 13 ns	0Dh	tCAC = 15 ns	0Fh	tCAC = 18 ns	12h
11	DIMM configuration type (non-parity, parity, ECC)	Non-Parity	00h	Non-Parity	00h	Non-Parity	00h
12	Refresh rate/type	15.6 µs	00h	15.6 µs	00h	15.6 µs	00h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	42	2Ah	54	36h	67	43h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

serial presence detect (continued)

Table 5. Serial Presence Detect for the TM4EP72DxN

BYTE NO.	FUNCTION DESCRIBED	'4EP72DxN-50		'4EP72DxN-60		'4EP72DxN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah
5	Number of module banks on this assembly	2 banks	02h	2 banks	02h	2 banks	02h
6	Data width of this assembly	72 bits	48h	72 bits	48h	72 bits	48h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS _x access time of module	t _{RAC} = 50 ns	32h	t _{RAC} = 60 ns	3Ch	t _{RAC} = 70 ns	46h
10	CAS _x access time of module	t _{CAC} = 13 ns	0Dh	t _{CAC} = 15 ns	0Fh	t _{CAC} = 18 ns	12h
11	DIMM configuration type (non-parity, parity, ECC)	ECC	02h	ECC	02h	ECC	02h
12	Refresh rate/type	15.6 µs	00h	15.6 µs	00h	15.6 µs	00h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	x8	08h	x8	08h	x8	08h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	60	3Ch	72	48h	85	55h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						


† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

**TM2EP64DPN, TM2EP64DJN, TM4EP64DPN, TM4EP64DJN
TM2EP72DPN, TM2EP72DJN, TM4EP72DPN, TM4EP72DJN
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS684A – AUGUST 1997 – REVISED FEBRUARY 1998

device symbolization (TM4EP64DPN illustrated)



YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE A: Location of symbolization may vary.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

MECHANICAL DATA

BR (R-PDIM-N168)

DUAL IN-LINE MEMORY MODULE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MO-161
 D. Dimension includes de-panelization variations; applies between notch and tab edge.
 E. Outline may vary above notches to allow router/panelization irregularities.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.