- Organization
 - TM124FBK32H/I . . . 1 048 576 \times 32 TM248GBK32H/I . . . 2 097 152 \times 32
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket
- TM124FBK32H/I Uses Two 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Package
- TM248GBK32H/I Uses Four 16M-Bit DRAMs in Plastic SOJ Package
- Long Refresh Period
 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL-Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks
- Extended Data Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, Hidden Refresh, and Self Refresh

- Presence Detect
- JEDEC First Generation 72-Pin SIMM Pinout
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	^t RAC (MAX)	t _{AA} (MAX)	tCAC (MAX)	tHPC (MIN)
'124FBK32H/I-50	50 ns	25 ns	13 ns	20 ns
'124FBK32H/I-60	60 ns	30 ns	15 ns	25 ns
'124FBK32H/I-70	70 ns	35 ns	18 ns	30 ns
'248GBK32H/I-50	50 ns	25 ns	13 ns	20 ns
'248GBK32H/I-60	60 ns	30 ns	15 ns	25 ns
'248GBK32H/I-70	70 ns	35 ns	18 ns	30 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available: †
 TM124FBK32H
 TM248GBK32H
- Tin-Lead Solder-Tabbed Versions Available: TM124FBK32I TM248GBK32I

description

TM124FBK32H/I

The TM124FBK32H/I is a 4M-byte DRAM organized as four times 1048576×8 in a 72-pin SIMM. The SIMM is composed of two TMS418169ADZ 1 048576×16 -bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418169ADZ is described in the TMS418169A data sheet (literature number SMKS892). The TM124FBK32H/I SIMM is available in the single-sided BK-leadless module for use with sockets.

TM248GBK32H/I

The TM248GBK32H/I is an 8M-byte DRAM organized as four times 2 097 152 \times 8 in a 72-pin SIMM. The SIMM is composed of four TMS418169ADZ 1 048 576 \times 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418169ADZ is described in the TMS418169A data sheet (literature number SMKS892). The TM248GBK32H/I SIMM is available in the double-sided BK-leadless module for use with sockets.

operation

The TM124FBK32H/I operates as two TMS418169ADZs connected as shown in the functional block diagram and in Table 1. The TM248GBK32H/I operates as four TMS418169ADZs connected as shown in the functional block diagram and in Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



TM124FBK32H, TM124FBK32I 1048576 BY 32-BIT TM248GBK32H, TM248GBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS678 - APRIL 1997





operation (continued)

Table 1. Connection Table

DATA BLOCK	RA	Sx	
DATA BLOCK	SIDE 1	SIDE 2 [†]	CASx
DQ0-DQ7	D-DQ7 RAS0		CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3

[†] Side 2 applies to the TM248GBK32H and the TM248GBK32I.


single in-line memory module and components

PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage


Bypass capacitors: Multilayer ceramic

Contact area for TM124FBK32H and TM248GBK32H: Nickel plate and gold plate over copper Contact area for TM124FBK32I and TM248GBK32I: Nickel plate and tin/lead over copper

functional block diagram (TM124FBK32H/I and TM248GBK32H/I, side 1)



functional block diagram (TM248GBK32H/I, side 2)





TM124FBK32H, TM124FBK32I 1048576 BY 32-BIT TM248GBK32H, TM248GBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS678 - APRIL 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, '	V _{CC} (see Note 1)	– 1 V to 7 V
Voltage range on any p	pin (see Note 1)	
Short-circuit output cur	rent	50 mA
Power dissipation: T	M124FBK32H, TM124FBK32I	2 W
. Т	M248GBK32H, TM248GBK32I	
Operating free-air temp	perature range, T _A	0°C to 70°C
Storage temperature ra	ange, T _{sta}	– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED		'124FBK32H/I-50		'124FBK32	H/I-60	'124FBK32	UNIT	
	PARAMETER	TEST CONDITIONS ‡	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μА
IO	Output current (leakage)	$\begin{aligned} & \text{V}_{\text{CC}} = 5.5 \text{ V,} \\ & \text{V}_{\text{O}} = 0 \text{ V to V}_{\text{CC}}, \\ & \text{CAS high} \end{aligned}$		± 10		± 10		± 10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		360		320		300	mA
		V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		4		4		4	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		2		2		2	mA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		360		320		300	mA
I _{CC4}	Average EDO current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \frac{t_{HPC}}{CAS} = MIN,$ $CAS \text{ cycling}$		280		220		200	mA

[‡] For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



NOTE 1: All voltage values are with respect to VSS.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	DADAMETED	+	'248GBK3	2H/I-50	'248GBK32	2H/I-60	'248GBK32	2H/I-70	UNIT
	PARAMETER	TEST CONDITIONS [†]	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ιι	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$		± 20		± 20		± 20	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		362		322		302	mA
laga	Standby current	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		8		8		8	mA
ICC2		V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		4		4		4	mA
I _{CC3}	Average refresh current (RAS only or CBR) (see Notes 3 and 5)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		720		640		600	mA
I _{CC4}	Average EDO current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS}} = \text{MIN},$ $\overline{\text{CAS}}$ cycling		560		440		400	mA

[†] For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

- 4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$
- 5. Measured with both sides in CBR cycle

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	'124FBk	(32H/I	'248GBK	UNIT	
	FARAINETER	MIN	MAX	MIN	MAX	UNII
C _{i(A)}	Input capacitance, A0-A9		12		22	pF
C _{i(R)}	Input capacitance, RAS inputs		8		8	pF
C _{i(C)}	Input capacitance, CAS inputs		8		15	pF
C _{i(W)}	Input capacitance, $\overline{\mathbb{W}}$		16		30	pF
C _{o(DQ)}	Output capacitance on DQ0-DQ31		8		15	рF

NOTE 6: V_{CC} = 5 V \pm 0.5 V, and the bias on pins under test is 0 V.



TM124FBK32H, TM124FBK32I 1048576 BY 32-BIT TM248GBK32H, TM248GBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS678 - APRIL 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

tAA Access time from column address tCAC Access time from CAS low tRAC Access time from RAS low tCPA Access time from column precharge tCLZ CAS to output in low-impedance state tREZ Output disable time after RAS high (see Note 7)	'124FBK32 '248GBK3		'124FBK32 '248GBK32		'124FBK32H/I-70 '248GBK32H/I-70		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		25		30		35	ns
tCAC	Access time from CAS low		13		15		18	ns
tRAC	Access time from RAS low		50		60		70	ns
tCPA	Access time from column precharge		28		35		40	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tREZ	Output disable time after RAS high (see Note 7)	3	13	3	15	3	18	ns
tWEZ	Output disable time after \overline{W} low (see Note 7)	3	13	3	15	3	18	ns

NOTE 7: tREZ and tWEZ are specified when the output is no longer driven.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

				'124FBK32H/I-60 '248GBK32H/I-60		'124FBK32H/I-70 '248GBK32H/I-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page-mode read or write	20		25		30		ns
tPRWC	Cycle time, EDO read-write	57		68		78		ns
tCSH	Hold time, CAS from RAS	40		48		58		ns
tDOH	Hold time, output from CAS	5		5		5		ns
tCAS	Pulse duration, CAS	8	10000	10	10000	12	10000	ns
tWPE	Pulse duration, W (output disable only)	7		7		7		ns
tCP	Precharge time, CAS	8		10		10		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			32H/I-50 32H/I-50		32H/I-60 32H/I-60	'124FBK32H/I-70 '248GBK32H/I-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
^t RC	Cycle time, random read or write (see Note 8)	84		104		124		ns
tRWC	Cycle time, read-write	111		135		160		ns
tRASP	Pulse duration, page mode, RAS low	50	100 000	60	100 000	70	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	50	10 000	60	10 000	70	10 000	ns
t _{RP}	Pulse duration, RAS high (precharge)	30		40		50		ns
twp	Pulse duration, $\overline{\overline{W}}$ low	8		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data before CAS low	0		0		0		ns
^t RCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	8		10		12		ns

NOTE 8: The ac parameter assumes $t_T = 2 \text{ ns.}$




timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124FBK32H/I-50 '124FBK32H/I-60 '248GBK32H/I-50 '248GBK32H/I-60		'124FBK3 '248GBK3		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	
tRWL	Setup time, W low before RAS high	8		10		12		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
^t CAH	Hold time, column address after CAS low	8		10		15		ns
tDH	Hold time, data after CAS low	8		10		15		ns
tRAH	Hold time, row address after RAS low	8		10		10		ns
tRCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
tRRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	8		10		12		ns
^t RHCP	Hold time, RAS high from CAS precharge	28		35		40		ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	8		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	12	25	15	30	15	35	ns
tRAL	Delay time, column address to RAS high	25		30		35		ns
tCAL	Delay time, column address to CAS high	18		20		25		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	17	37	20	45	20	52	ns
tRPC	Delay time, RAS high to CAS low (CBR only)	5		5		5		ns
^t RSH	Delay time, CAS low to RAS high	8		10		12		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	30	2	30	2	30	ns

NOTES: 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

10. The maximum value is specified only to assure access time.

device symbolization (TM124FBK32H illustrated)



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code


NOTE A: Location of symbolization may vary.



MECHANICAL DATA

BK (R-PSIM-N72)

SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated