

# TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE TM248NBJ36F, TM248NBJ36U 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS662 – MAY 1996

- **Organization**  
TM124MBJ36F . . . 1 048 576 × 36  
TM248NBJ36F . . . 2 097 152 × 36
- **Single 5-V Power Supply ( $\pm 10\%$  Tolerance)**
- **72-Pin Single In-Line Memory Module (SIMM) for Use With Socket**
- **TM124MBJ36F – Utilizes Two 16-Megabit and One 4-Megabit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM248NBJ36F – Utilizes Four 16-Megabit and Two 4-Megabit DRAMs in Plastic SOJ Packages**
- **Long Refresh Period . . . 16 ms (1024 Cycles)**
- **All Inputs, Outputs, Clocks Fully TTL-Compatible**
- **3-State Output**
- **Common  $\overline{\text{CAS}}$  Control for Nine Common Data-In and Data-Out Lines in Four Blocks**
- **Enhanced Page-Mode Operation With  $\overline{\text{CAS}}$ -Before-RAS (CBR), RAS-Only, and Hidden Refresh**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME $t_{\text{RAC}}$ (MAX)	ACCESS TIME $t_{\text{AA}}$ (MAX)	ACCESS TIME $t_{\text{CAC}}$ (MAX)	READ OR WRITE CYCLE (MIN)
'124MBJ36F-60	60 ns	30 ns	15 ns	110 ns
'124MBJ36F-70	70 ns	35 ns	18 ns	130 ns
'124MBJ36F-80	80 ns	40 ns	20 ns	150 ns
'248NBJ36F-60	60 ns	30 ns	15 ns	110 ns
'248NBJ36F-70	70 ns	35 ns	18 ns	130 ns
'248NBJ36F-80	80 ns	40 ns	20 ns	150 ns

- **Low Power Dissipation**
- **Operating Free-Air Temperature Range  
0°C to 70°C**
- **Gold-Tabbed Versions Available:<sup>†</sup>**
  - TM124MBJ36F
  - TM248NBJ36F
- **Tin-Lead (Solder) Tabbed Versions Available:**
  - TM124MBJ36U
  - TM248NBJ36U

## description

### TM124MBJ36F

The TM124MBJ36F is a 4-MByte DRAM organized as four times  $1048576 \times 9$  in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ  $1048576 \times 16$ -bit DRAMs, each in a 42-lead plastic SOJ package, and one TMS44460DJ  $1048576 \times 4$ -bit DRAM in a 24/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM124MBJ36F SIMM is available in the single-sided BJ leadless module for use with sockets.

### TM248NBJ36F

The TM248NBJ36F is an 8-MByte DRAM organized as four times  $2097152 \times 9$  in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ  $1048576 \times 16$ -bit DRAMs, each in a 42-lead plastic SOJ package, and two TMS44460DJ  $1048576 \times 4$ -bit DRAMs, each in a 24/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM248NBJ36F SIMM is available in the double-sided BJ leadless module for use with sockets.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1996, Texas Instruments Incorporated

TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE  
TM248NBJ36F, TM248NBJ36U 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS662 – MAY 1996


BJ SINGLE IN-LINE MEMORY MODULE  
(TOP VIEW)



TM124MBJ36F  
(SIDE VIEW)



TM248NBJ36F  
(SIDE VIEW)



PIN NOMENCLATURE

A0–A9	Address Inputs
CAS0–CAS3	Column-Address Strobe
DQ0–DQ35	Data In/Data Out
NC	No Connection
PD1–PD4	Presence Detects
RAS0–RAS3	Row-Address Strobe
VCC	5-V Supply
VSS	Ground
W	Write Enable

PRESENCE DETECT

SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM124MBJ36F	80 ns	VSS	VSS	NC	VSS
	70 ns	VSS	VSS	VSS	NC
	60 ns	VSS	VSS	NC	NC
TM248NBJ36F	80 ns	NC	NC	NC	VSS
	70 ns	NC	NC	VSS	NC
	60 ns	NC	NC	NC	NC

## operation

The TM124MBJ36F operates as two TMS418160DZs and one TMS44460DJ connected as shown in the functional block diagram and Table 1. The TM248NBJ36F operates as four TMS418160DZs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

**Table 1. Connection Table**

DATA BLOCK	RASx		CASx
	SIDE 1	SIDE 2†	
DQ0–DQ7 DQ8	RAS0 RAS2	RAS1 RAS3	CAS0 CAS0
DQ9–DQ16 DQ17	RAS0 RAS2	RAS1 RAS3	CAS1 CAS1
DQ18–DQ25 DQ26	RAS2	RAS3	CAS2 CAS2
DQ27–DQ34 DQ35	RAS2	RAS3	CAS3 CAS3

† Side 2 applies to the TM248NBJ36F.

## single in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM124MBJ36F and TM248NBJ36F: Nickel plate and gold plate over copper

Contact area for TM124MBJ36U and TM248NBJ36U: Nickel plate and tin/lead over copper


TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE  
TM248NBJ36F, TM248NBJ36U 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS662 – MAY 1996

**functional block diagram [TM124MBJ36F and TM248NBJ36F, side 1]**



**functional block diagram [TM248NBJ36F, side 2]**



# TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE TM248NBJ36F, TM248NBJ36U 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS662 – MAY 1996

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation TM124MBJ36F, TM124MBJ36U	3 W
TM248NBJ36F, TM248NBJ36U	6 W
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range, $T_{stg}$	– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

## recommended operating conditions

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2.4		6.5	V
$V_{IL}$ Low-level input voltage (see Note 2)	– 1		0.8	V
$T_A$ Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'124MBJ36F-60		'124MBJ36F-70		'124MBJ36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -5$ mA	2.4		2.4		2.4		V
$V_{OL}$ Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		0.4	V
$I_I$ Input current (leakage)	$V_{CC} = 5.5$ V, $V_I = 0$ V to 6.5 V, All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	µA
$I_O$ Output current (leakage)	$V_{CC} = 5.5$ V, $V_O = 0$ V to $V_{CC}$ , $\overline{CAS}$ high		± 10		± 10		± 10	µA
$I_{CC1}$ Read- or write-cycle current	$V_{CC} = 5.5$ V, Minimum cycle		485		450		420	mA
$I_{CC2}$ Standby current	$V_{IH} = 2.4$ V (TTL), After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high		6		6		6	mA
	$V_{IH} = V_{CC} - 0.2$ V (CMOS), After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high		3		3		3	mA
$I_{CC3}$ Average refresh current ( $\overline{RAS}$ only or CBR)	$V_{CC} = 5.5$ V, Minimum cycle, $\overline{RAS}$ cycling, $\overline{CAS}$ high ( $\overline{RAS}$ only); $\overline{RAS}$ low after $\overline{CAS}$ low (CBR)		485		450		420	mA
$I_{CC4}$ Average page current	$V_{CC} = 5.5$ V, $t_{PC} = \text{MIN}$ , $\overline{RAS}$ low, $\overline{CAS}$ cycling		270		240		210	mA



**TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE**  
**TM248NB36F, TM248NB36U 2097152 BY 36-BIT DYNAMIC RAM MODULE**

SMMS662 – MAY 1996

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)†**

PARAMETER	TEST CONDITIONS	'248NB36F-60		'248NB36F-70		'248NB36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	µA
I <sub>O</sub> Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , $\overline{\text{CAS}}$ high		± 20		± 20		± 20	µA
I <sub>CC1</sub> Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		491		456		426	mA
I <sub>CC2</sub> Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high		12		12		12	mA
	V <sub>IH</sub> = V <sub>CC</sub> – 0.2 V (CMOS), After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high		6		6		6	mA
I <sub>CC3</sub> Average refresh current ( $\overline{\text{RAS}}$ only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high ( $\overline{\text{RAS}}$ only); $\overline{\text{RAS}}$ low after $\overline{\text{CAS}}$ low (CBR)		970		900		840	mA
I <sub>CC4</sub> Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling		276		246		216	mA

† For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while  $\overline{\text{RAS}}$  = V<sub>IL</sub>

4. Measured with a maximum of one address change while  $\overline{\text{CAS}}$  = V<sub>IH</sub>

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)**

PARAMETER	'124MBJ36F		'248NB36F		UNIT
	MIN	MAX	MIN	MAX	
C <sub>i(A)</sub> Input capacitance, address inputs		22		37	pF
C <sub>i(R)</sub> Input capacitance, $\overline{\text{RAS}}$ inputs		17		17	pF
C <sub>i(C)</sub> Input capacitance, $\overline{\text{CAS}}$ inputs		19		33	pF
C <sub>i(W)</sub> Input capacitance, write-enable input		28		49	pF
C <sub>o(DQ)</sub> Output capacitance on DQ pins		10		17	pF

NOTE 5: Bias on pins under test is 0 V.



**TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE**  
**TM248NBJ36F, TM248NBJ36U 2097152 BY 36-BIT DYNAMIC RAM MODULE**

SMMS662 – MAY 1996

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER	'124MBJ36F-60 '248NBJ36F-60		'124MBJ36F-70 '248NBJ36F-70		'124MBJ36F-80 '248NBJ36F-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address		30		35		40	ns
t <sub>CAC</sub> Access time from $\overline{\text{CAS}}$ low		15		18		20	ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ low		60		70		80	ns
t <sub>CPA</sub> Access time from column precharge		35		40		45	ns
t <sub>CLZ</sub> $\overline{\text{CAS}}$ to output in low-impedance state	0		0		0		ns
t <sub>OH</sub> Output disable time from start of $\overline{\text{CAS}}$ high	3		3		3		ns
t <sub>OFF</sub> Output disable time after $\overline{\text{CAS}}$ high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t<sub>OFF</sub> is specified when the output is no longer driven.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

	'124MBJ36F-60 '248NBJ36F-60		'124MBJ36F-70 '248NBJ36F-70		'124MBJ36F-80 '248NBJ36F-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub> Cycle time, random read or write (see Note 7)	110		130		150		ns
t <sub>PC</sub> Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
t <sub>RASP</sub> Pulse duration, page mode, $\overline{\text{RAS}}$ low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub> Pulse duration, nonpage mode, $\overline{\text{RAS}}$ low	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub> Pulse duration, $\overline{\text{CAS}}$ low	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub> Pulse duration, $\overline{\text{CAS}}$ high (precharge)	10		10		10		ns
t <sub>RP</sub> Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
t <sub>WP</sub> Pulse duration, $\overline{\text{W}}$ low	10		10		10		ns
t <sub>ASC</sub> Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub> Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub> Setup time, data before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>RCS</sub> Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub> Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high	15		18		20		ns
t <sub>RWL</sub> Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high	15		18		20		ns
t <sub>WCS</sub> Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CAH</sub> Hold time, column address after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>RHCP</sub> Hold time, $\overline{\text{RAS}}$ high from $\overline{\text{CAS}}$ precharge	35		40		45		ns
t <sub>DH</sub> Hold time, data after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>RAH</sub> Hold time, row address after $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RCH</sub> Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 9)	0		0		0		ns
t <sub>RRH</sub> Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 9)	0		0		0		ns
t <sub>WCH</sub> Hold time, $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ low	10		15		15		ns

- NOTES: 7. All cycles assume t<sub>T</sub> = 5 ns.  
8. To assure t<sub>PC</sub> min, t<sub>ASC</sub> should be ≥ t<sub>CP</sub>.  
9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



**TM124MBJ36F, TM124MBJ36U 1048576 BY 36-BIT DYNAMIC RAM MODULE**  
**TM248NBJ36F, TM248NBJ36U 2097152 BY 36-BIT DYNAMIC RAM MODULE**

SMMS662 – MAY 1996

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)**

		'124MBJ36F-60 '248NBJ36F-60		'124MBJ36F-70 '248NBJ36F-70		'124MBJ36F-80 '248NBJ36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CHR</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	60		70		80		ns
t <sub>CSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)	5		5		5		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ high	30		35		40		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{CAS}}$ high	30		35		40		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (CBR only)	0		0		0		ns
t <sub>RSH</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
t <sub>T</sub>	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.






## MECHANICAL DATA


BJ (R-PSIM-N72)

SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.

## device symbolization (TM124MBJ36F illustrated)



YY = Year Code  
 MM = Month Code  
 T = Assembly Site Code  
 -SS = Speed Code

NOTE: Location of symbolization may vary.

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.