SMMS662 - MAY 1996

Organization

TM124MBJ36F . . . 1 048 576 \times 36 TM248NBJ36F . . . 2 097 152 \times 36

- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket
- TM124MBJ36F Utilizes Two 16-Megabit and One 4-Megabit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248NBJ36F Utilizes Four 16-Megabit and Two 4-Megabit DRAMs in Plastic SOJ Packages
- Long Refresh Period . . . 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL-Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-In and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS TIME ^t RAC	ACCESS TIME t _{AA}	ACCESS TIME ^t CAC	READ OR WRITE CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'124MBJ36F-60	60 ns	30 ns	15 ns	110 ns
'124MBJ36F-70	70 ns	35 ns	18 ns	130 ns
'124MBJ36F-80	80 ns	40 ns	20 ns	150 ns
'248NBJ36F-60	60 ns	30 ns	15 ns	110 ns
'248NBJ36F-70	70 ns	35 ns	18 ns	130 ns
'248NBJ36F-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
 - TM124MBJ36F
 - TM248NBJ36F
- Tin-Lead (Solder) Tabbed Versions Available:
 - TM124MBJ36U
 - TM248NBJ36U

description

TM124MBJ36F

The TM124MBJ36F is a 4-MByte DRAM organized as four times 1048576×9 in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ 1 048 576×16 -bit DRAMs, each in a 42-lead plastic SOJ package, and one TMS44460DJ 1048576×4 -bit DRAM in a 24/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM124MBJ36F SIMM is available in the single-sided BJ leadless module for use with sockets.

TM248NBJ36F

The TM248NBJ36F is an 8-MByte DRAM organized as four times 2097152 \times 9 in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ 1 048 576 \times 16-bit DRAMs, each in a 42-lead plastic SOJ package, and two TMS44460DJ 1048576 \times 4-bit DRAMs, each in a 24/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM248NBJ36F SIMM is available in the double-sided BJ leadless module for use with sockets.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



SMMS662 - MAY 1996





operation

The TM124MBJ36F operates as two TMS418160DZs and one TMS44460DJ connected as shown in the functional block diagram and Table 1. The TM248NBJ36F operates as four TMS418160DZs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

Table 1. Connection Table

DATA BLOCK	RA	Sx	
DATA BLOCK	SIDE 1 SIDE 2 [†]		CASx
DQ0-DQ7 DQ8	RAS0 RAS2	RAS1 RAS3	CAS0 CAS0
DQ9-DQ16 DQ17	RAS0 RAS2	RAS1 RAS3	CAS1 CAS1
DQ18-DQ25 DQ26	RAS2	RAS3	CAS2 CAS2
DQ27-DQ34 DQ35	RAS2	RAS3	CAS3 CAS3

[†] Side 2 applies to the TM248NBJ36F.

single in-line memory module and components


PC substrate: 1,27 \pm 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM124MBJ36F and TM248NBJ36F: Nickel plate and gold plate over copper Contact area for TM124MBJ36U and TM248NBJ36U: Nickel plate and tin/lead over copper



functional block diagram [TM124MBJ36F and TM248NBJ36F, side 1]



functional block diagram [TM248NBJ36F, side 2]



SMMS662 - MAY 1996

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

	– 1 V to 7 V
Voltage range on any pin (see Note 1) .	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation TM124MBJ36F, TM	1124MBJ36U 3 W
TM248NBJ36F, TM	1248NBJ36U 6 W
Operating free-air temperature range, TA	
Storage temperature range, T _{stg}	– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

DADAMETED		TEGT COMPITIONS	'124MBJ	'124MBJ36F-60		6F-70	'124MBJ3	LINUT	
	PARAMETER	TEST CONDITIONS	MIN	MIN MAX		MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μА
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to V}_{CC},$ \overline{CAS} high		± 10		± 10		± 10	μА
ICC1	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		485		450		420	mA
loos	Standby ourrent	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		6		6		6	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		3		3		3	mA
ICC3	Average refresh current (RAS only or CBR)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		485		450		420	mA
I _{CC4}	Average page current	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \frac{\text{t}_{PC} = \text{MIN},}{\text{CAS}} \text{ cycling}$		270		240		210	mA

NOTE 1: All voltage values are with respect to VSS.

SMMS662 - MAY 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)[†]

	PARAMETER	TEST CONDITIONS	'248NBJ3	6F-60	'248NBJ3	6F-70	'248NBJ3	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$		± 20		± 20		± 20	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		491		456		426	mA
loos		V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		12		12		12	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		6		6		6	mA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		970		900		840	mA
I _{CC4}	Average page current (see Note 4)	$\frac{\text{V}_{\text{CC}} = 5.5 \text{ V}}{\text{RAS} \text{ low}}$ $\frac{\text{t}_{\text{PC}} = \text{MIN}}{\text{CAS} \text{ cycling}}$		276		246		216	mA

[†] For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER		3J36F	'248NE	UNIT	
	MIN	MAX	MIN	MAX	UNIT	
C _{i(A)}	Input capacitance, address inputs		22		37	pF
C _{i(R)}	Input capacitance, RAS inputs		17		17	pF
C _{i(C)}	Input capacitance, CAS inputs		19		33	pF
C _{i(W)}	Input capacitance, write-enable input		28		49	pF
C _{o(DQ)}	Output capacitance on DQ pins		10		17	pF

NOTE 5: Bias on pins under test is 0 V.



^{4.} Measured with a maximum of one address change while CAS = VIH

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'124MBJ36F-60 '248NBJ36F-60		'124MBJ36F-70 '248NBJ36F-70		'124MBJ36F-80 '248NBJ36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tOH	Output disable time from start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: tOFF is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'124MBJ36F-60 '248NBJ36F-60		'124MBJ36F-70 '248NBJ36F-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
^t RC	Cycle time, random read or write (see Note 7)	110		130		150		ns
t _{PC}	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high (precharge)	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
t _{WP}	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
^t ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, \overline{W} low before \overline{CAS} low	0		0		0		ns
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
^t DH	Hold time, data after CAS low	10		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns

NOTES: 7. All cycles assume $t_T = 5$ ns.

8. To assure tpc min, tASC should be \geq tcp.

9. Either tRRH or tRCH must be satisfied for a read cycle.



SMMS662 - MAY 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)


		'124MBJ36F-60 '124MBJ36F-70 '248NBJ36F-60 '248NBJ36F-70		'124MBJ36F-80 '248NBJ36F-80		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
^t CRP	Delay time, CAS high to RAS low	5		5		5		ns
^t CSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
t _{RPC}	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

MECHANICAL DATA

BJ (R-PSIM-N72)


SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

device symbolization (TM124MBJ36F illustrated)



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated