

- Organization . . . 4194304 × 8
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period  
16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance Ranges:

|              | ACCESS<br>TIME   | ACCESS<br>TIME  | ACCESS<br>TIME   | READ<br>OR<br>WRITE<br>CYCLE |
|--------------|------------------|-----------------|------------------|------------------------------|
|              | t <sub>RAC</sub> | t <sub>AA</sub> | t <sub>CAC</sub> | (MIN)                        |
|              | (MAX)            | (MAX)           | (MAX)            |                              |
| '4100GAD8-60 | 60 ns            | 30 ns           | 15 ns            | 110 ns                       |
| '4100GAD8-70 | 70 ns            | 35 ns           | 18 ns            | 130 ns                       |
| '4100GAD8-80 | 80 ns            | 40 ns           | 20 ns            | 150 ns                       |

- Common  $\overline{\text{CAS}}$  Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range  
0°C to 70°C

## description

## description

The TM4100GAD8 is a dynamic random-access memory (DRAM) module organized as 4194304 × 8 bits in a 30-pin leadless single in-line memory module (SIMM).

The SIMM is composed of eight TMS44100DJ 4194304 × 1-bit DRAMs in 20/26-lead plastic small-outline J-lead packages (SOJ) mounted on a substrate with decoupling capacitors.


The TM4100GAD8 is available in the AD single-sided, leadless module for use with sockets.

The TM4100GAD8 is characterized for operation from 0°C to 70°C.

## operation

The TM4100GAD8 operates as eight TMS44100DJs connected as shown in the functional block diagram. Refer to the TMS44100 data sheet for details of its operation. The common I/O feature of the TM4100GAD8 dictates the use of early-write cycles to prevent contention on D and Q.

**SINGLE IN-LINE MODULE  
(TOP VIEW)**



**PIN NOMENCLATURE**

|                         |                        |
|-------------------------|------------------------|
| A0–A10                  | Address Inputs         |
| $\overline{\text{CAS}}$ | Column-Address Strobe  |
| DQ1–DQ8                 | Data In/Data Out       |
| NC                      | No Internal Connection |
| $\overline{\text{RAS}}$ | Row-Address Strobe     |
| V <sub>CC</sub>         | 5-V Supply             |
| V <sub>SS</sub>         | Ground                 |
| W                       | Write Enable           |

# TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C – MARCH 1992 – REVISED JUNE 1995


## single in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

## functional block diagram



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

|                                              |                 |
|----------------------------------------------|-----------------|
| Supply voltage range on any pin (see Note 1) | – 1 V to 7 V    |
| Supply voltage range on $V_{CC}$             | – 1 V to 7 V    |
| Short-circuit output current                 | 50 mA           |
| Power dissipation                            | 8 W             |
| Operating free-air temperature range, $T_A$  | 0°C to 70°C     |
| Storage temperature range                    | – 55°C to 125°C |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

|                                               | MIN | NOM | MAX | UNIT |
|-----------------------------------------------|-----|-----|-----|------|
| $V_{CC}$ Supply voltage                       | 4.5 | 5   | 5.5 | V    |
| $V_{IH}$ High-level input voltage             | 2.4 |     | 6.5 | V    |
| $V_{IL}$ Low-level input voltage (see Note 2) | – 1 |     | 0.8 | V    |
| $T_A$ Operating free-air temperature          | 0   |     | 70  | °C   |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

| PARAMETER                                                                                          | TEST CONDITIONS                                                                                                                                                                         | '4100GAD8-60 |     | '4100GAD8-70 |     | '4100GAD8-80 |     | UNIT |
|----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|-----|--------------|-----|--------------|-----|------|
|                                                                                                    |                                                                                                                                                                                         | MIN          | MAX | MIN          | MAX | MIN          | MAX |      |
| $V_{OH}$ High-level output voltage                                                                 | $I_{OH} = -5$ mA                                                                                                                                                                        | 2.4          |     | 2.4          |     | 2.4          |     | V    |
| $V_{OL}$ Low-level output voltage                                                                  | $I_{OL} = 4.2$ mA                                                                                                                                                                       |              | 0.4 |              | 0.4 |              | 0.4 | V    |
| $I_I$ Input current (leakage)                                                                      | $V_{CC} = 5.5$ V, $V_I = 0$ V to 6.5 V,<br>All other pins = 0 V to $V_{CC}$                                                                                                             |              | ±10 |              | ±10 |              | ±10 | µA   |
| $I_O$ Output current (leakage)                                                                     | $V_O = 0$ V to $V_{CC}$ ,<br>$V_{CC} = 5.5$ V, $\overline{CAS}$ high                                                                                                                    |              | ±10 |              | ±10 |              | ±10 | µA   |
| $I_{CC1}$ Read- or write-cycle current<br>(see Note 3)                                             | $V_{CC} = 5.5$ V, Minimum cycle                                                                                                                                                         |              | 840 |              | 720 |              | 640 | mA   |
| $I_{CC2}$ Standby current                                                                          | $V_{IH} = 2.4$ V (TTL),<br>After 1 memory cycle,<br>$\overline{RAS}$ and $\overline{CAS}$ high,                                                                                         |              | 16  |              | 16  |              | 16  | mA   |
|                                                                                                    | $V_{IH} = V_{CC} - 0.2$ V (CMOS),<br>After 1 memory cycle,<br>$\overline{RAS}$ and $\overline{CAS}$ high                                                                                |              | 8   |              | 8   |              | 8   | mA   |
| $I_{CC3}$ Average refresh current<br>( $\overline{RAS}$ only or CBR <sup>‡</sup> )<br>(see Note 3) | $V_{CC} = 5.5$ V, Minimum cycle,<br>$\overline{RAS}$ cycling,<br>$\overline{CAS}$ high ( $\overline{RAS}$ only);<br>$\overline{RAS}$ low after $\overline{CAS}$ low (CBR <sup>‡</sup> ) |              | 840 |              | 720 |              | 640 | mA   |
| $I_{CC4}$ Average page current<br>(see Note 4)                                                     | $V_{CC} = 5.5$ V, $t_{PC} =$ minimum,<br>$\overline{RAS}$ low, $\overline{CAS}$ cycling                                                                                                 |              | 720 |              | 640 |              | 560 | mA   |

<sup>‡</sup> CAS-before- $\overline{RAS}$  (CBR) refresh

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$

# TM4100GAD8

## 4194304 BY 8-BIT DRAM MODULE

SMMS508C – MARCH 1992 – REVISED JUNE 1995

**capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1 \text{ MHz}$**

| PARAMETER   |                                                                        | MIN | MAX | UNIT |
|-------------|------------------------------------------------------------------------|-----|-----|------|
| $C_{i(A)}$  | Input capacitance, A0–A10                                              |     | 40  | pF   |
| $C_{i(RC)}$ | Input capacitance, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ |     | 56  | pF   |
| $C_{i(W)}$  | Input capacitance, $\overline{W}$                                      |     | 56  | pF   |
| $C_O$       | Output capacitance (pins DQ1–DQ8)                                      |     | 12  | pF   |

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  and the bias on the pin under test is 0 V.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

| PARAMETER | '4100GAD8-60                                                        |     | '4100GAD8-70 |     | '4100GAD8-80 |     | UNIT |
|-----------|---------------------------------------------------------------------|-----|--------------|-----|--------------|-----|------|
|           | MIN                                                                 | MAX | MIN          | MAX | MIN          | MAX |      |
| $t_{AA}$  | Access time from column address                                     |     | 30           | 35  | 40           |     | ns   |
| $t_{CAC}$ | Access time from $\overline{\text{CAS}}$ low                        |     | 15           | 18  | 20           |     | ns   |
| $t_{CPA}$ | Access time from column precharge                                   |     | 35           | 40  | 45           |     | ns   |
| $t_{RAC}$ | Access time from $\overline{\text{RAS}}$ low                        |     | 60           | 70  | 80           |     | ns   |
| $t_{CLZ}$ | $\overline{\text{CAS}}$ to output in low impedance                  |     | 0            | 0   | 0            |     | ns   |
| $t_{OFF}$ | Output disable time after $\overline{\text{CAS}}$ high (see Note 6) |     | 0            | 15  | 0            | 20  | ns   |

NOTE 6:  $t_{OFF}$  is specified when the output is no longer driven.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

|           | '4100GAD8-60                                                                               |     | '4100GAD8-70 |     | '4100GAD8-80 |     | UNIT |
|-----------|--------------------------------------------------------------------------------------------|-----|--------------|-----|--------------|-----|------|
|           | MIN                                                                                        | MAX | MIN          | MAX | MIN          | MAX |      |
| $t_{RC}$  | Cycle time, random read or write (see Note 7)                                              |     | 110          | 130 | 150          |     | ns   |
| $t_{PC}$  | Cycle time, page-mode read or write (see Note 8)                                           |     | 40           | 45  | 50           |     | ns   |
| $t_{CHR}$ | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only) |     | 15           | 15  | 20           |     | ns   |
| $t_{CRP}$ | Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low                    |     | 0            | 0   | 0            |     | ns   |
| $t_{CSH}$ | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high                    |     | 60           | 70  | 80           |     | ns   |
| $t_{CSR}$ | Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)  |     | 10           | 10  | 10           |     | ns   |
| $t_{RAD}$ | Delay time, $\overline{\text{RAS}}$ low to column address (see Note 10)                    |     | 15           | 30  | 15           | 40  | ns   |
| $t_{RAL}$ | Delay time, column address to $\overline{\text{RAS}}$ high                                 |     | 30           | 35  | 40           |     | ns   |
| $t_{CAL}$ | Delay time, column address to $\overline{\text{CAS}}$ high                                 |     | 30           | 35  | 40           |     | ns   |
| $t_{RCD}$ | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 10)       |     | 20           | 45  | 20           | 60  | ns   |
| $t_{RPC}$ | Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low                    |     | 0            | 0   | 0            |     | ns   |
| $t_{RSH}$ | Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high                    |     | 15           | 18  | 20           |     | ns   |
| $t_{CAH}$ | Hold time, column address after $\overline{\text{CAS}}$ low                                |     | 10           | 15  | 15           |     | ns   |
| $t_{DHR}$ | Hold time, data after $\overline{\text{RAS}}$ low (see Note 9)                             |     | 50           | 55  | 60           |     | ns   |
| $t_{DH}$  | Hold time, data                                                                            |     | 10           | 15  | 15           |     | ns   |
| $t_{AR}$  | Hold time, column address after $\overline{\text{RAS}}$ low (see Note 9)                   |     | 50           | 55  | 60           |     | ns   |

NOTES: 7. All cycle times assume  $t_T = 5 \text{ ns}$ .

8. To assure  $t_{PC} \text{ min}$ ,  $t_{ASC}$  should be  $\geq t_{CP}$ .

9. The minimum value is measured when  $t_{RCD}$  is set to  $t_{RCD} \text{ min}$  as a reference.

10. The maximum value is specified only to assure access time.




**timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)**

|                   |                                                                                              | '4100GAD8-60 |         | '4100GAD8-70 |         | '4100GAD8-80 |         | UNIT |
|-------------------|----------------------------------------------------------------------------------------------|--------------|---------|--------------|---------|--------------|---------|------|
|                   |                                                                                              | MIN          | MAX     | MIN          | MAX     | MIN          | MAX     |      |
| t <sub>RAH</sub>  | Hold time, row address after $\overline{\text{RAS}}$ low                                     | 10           |         | 10           |         | 10           |         | ns   |
| t <sub>RCH</sub>  | Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 11)       | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>RRH</sub>  | Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 11)       | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>WCH</sub>  | Hold time, write after $\overline{\text{CAS}}$ low                                           | 15           |         | 15           |         | 15           |         | ns   |
| t <sub>WCR</sub>  | Hold time, $\overline{\text{W}}$ low after $\overline{\text{RAS}}$ low (see Note 9)          | 50           |         | 55           |         | 60           |         | ns   |
| t <sub>WRH</sub>  | Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ low (CBR refresh only)   | 10           |         | 10           |         | 10           |         | ns   |
| t <sub>WTH</sub>  | Hold time, $\overline{\text{W}}$ low (test mode only)                                        | 10           |         | 10           |         | 10           |         | ns   |
| t <sub>RASP</sub> | Pulse duration, page mode, $\overline{\text{RAS}}$ low                                       | 60           | 100 000 | 70           | 100 000 | 80           | 100 000 | ns   |
| t <sub>RAS</sub>  | Pulse duration, nonpage mode, $\overline{\text{RAS}}$ low                                    | 60           | 10 000  | 70           | 10 000  | 80           | 10 000  | ns   |
| t <sub>CAS</sub>  | Pulse duration, $\overline{\text{CAS}}$ low                                                  | 15           | 10 000  | 18           | 10 000  | 20           | 10 000  | ns   |
| t <sub>CP</sub>   | Pulse duration, $\overline{\text{CAS}}$ high                                                 | 10           |         | 10           |         | 10           |         | ns   |
| t <sub>RP</sub>   | Pulse duration, $\overline{\text{RAS}}$ high (precharge)                                     | 40           |         | 50           |         | 60           |         | ns   |
| t <sub>WP</sub>   | Pulse duration, write                                                                        | 15           |         | 15           |         | 15           |         | ns   |
| t <sub>ASC</sub>  | Setup time, column address before $\overline{\text{CAS}}$ low                                | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>ASR</sub>  | Setup time, row address before $\overline{\text{RAS}}$ low                                   | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>DS</sub>   | Setup time, data before $\overline{\text{CAS}}$ low                                          | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>RCS</sub>  | Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low                    | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>CWL</sub>  | Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high                    | 15           |         | 18           |         | 20           |         | ns   |
| t <sub>RWL</sub>  | Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high                    | 15           |         | 18           |         | 20           |         | ns   |
| t <sub>WCS</sub>  | Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low                     | 0            |         | 0            |         | 0            |         | ns   |
| t <sub>WRP</sub>  | Setup time, $\overline{\text{W}}$ high before $\overline{\text{RAS}}$ low (CBR refresh only) | 10           |         | 10           |         | 10           |         | ns   |
| t <sub>WTS</sub>  | Setup time, $\overline{\text{W}}$ low (test mode only)                                       | 10           |         | 10           |         | 10           |         | ns   |
| t <sub>TAA</sub>  | Access time from address (test mode)                                                         | 35           |         | 40           |         | 45           |         | ns   |
| t <sub>TCPA</sub> | Access time from column precharge (test mode)                                                | 40           |         | 45           |         | 50           |         | ns   |
| t <sub>TRAC</sub> | Access time from $\overline{\text{RAS}}$ (test mode)                                         | 65           |         | 75           |         | 85           |         | ns   |
| t <sub>REF</sub>  | Refresh time interval                                                                        |              | 16      |              | 16      |              | 16      | ms   |
| t <sub>T</sub>    | Transition time                                                                              | 2            | 50      | 2            | 50      | 2            | 50      | ns   |

NOTES: 9. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.

11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

**device symbolization**



YY = Year Code  
MM = Month Code  
T = Assembly Site Code  
-SS = Speed

NOTE A: The location of symbolization may vary.

# TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C – MARCH 1992 – REVISED JUNE 1995

---



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.