- Organization . . . 4194304 × 8
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Two 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
 32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	t _{RAC}	^t AA	t _{CAC}	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'497GU8-60	60 ns	30 ns	15 ns	110 ns
'497GU8-70	70 ns	35 ns	18 ns	130 ns
'497GU8-80	80 ns	40 ns	20 ns	150 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh


description

The TM497GU8 is a 4M-byte dynamic random-access memory module organized as 4194304 × 8 bits in a 30-pin leadless single-in-line memory module (SIMM).

The SIMM is composed of two TMS417400DJ, 4194304 \times 4-bit dynamic RAMs in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors.

The TM497GU8 is available in the U single-sided, leadless module for use with sockets and is characterized for operation from 0°C to 70°C.

U SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE							
A0-A10 Address Inputs							
CAS Column-Address Strobe DQ1-DQ8 Data In/Data Out							
							NC
RAS	Row-Address Strobe						
VCC	5-V Supply						
V_{SS}	Ground						
Write Enable							

operation

The TM497GU8 operates as two TMS417400DJs connected as shown in the functional block diagram. Refer to the TMS417400 data sheet for details of its operation. The common I/O feature of the TM497GU8 dictates the use of early-write cycles to prevent contention on D and Q.

power up

To achieve proper operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only orCBR) cycle.


single-in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

functional block diagram





SMMS498A- APRIL 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	- 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg} – 5	5°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'497GU8-60		'497GU8-70		'497GU8-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		±10		±10		±10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		±10		±10		±10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		220		200		180	mA
	Standby current	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		4		4		4	mA
ICC2		V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		2		2		2	mA
ICC3	Average refresh current (RAS- only or CBR) (see Note 3)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{Minimum cycle,}}{\text{CAS}} \text{ high}$		220		200		180	mA
I _{CC4}	Average page current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS cycling}} = \text{MIN},$		140		120		100	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



NOTE 1: All voltage values are with respect to VSS.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A10		10	pF
C _{i(RC)}	Input capacitance, CAS and RAS		14	pF
C _{i(W)}	Input capacitance, \overline{W}		14	pF
Co	Output capacitance, DQ1-DQ8		7	pF

NOTE 5: V_{CC} = 5 V \pm 0.5 V, and the bias on the pin under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'497GU8-60		'497GU8-70		'497GU8-80	
			MAX	MIN	MAX	MIN	MAX	UNIT
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tOH	Output disable time from start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: toff is specified when the output is no longer driven.



SMMS498A- APRIL 1994 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4970	'497GU8-60		3U8-70	'497GU8-80		LINIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
tRASP	Pulse duration, RAS low, page mode	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS low, nonpage mode	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
t _{CP}	Pulse duration, CAS high	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, $\overline{\overline{W}}$ low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t DH	Hold time, data after CAS low	10		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
twrh	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
^t CSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
t _{RAL}	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
t _{RCD}	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
t _{RPC}	Delay time, RAS high to CAS low	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
tREF	Refresh time interval		32		32		32	ms
tŢ	Transition time	3	30	3	30	3	30	ns


NOTES: 7. All cycle times assume $t_T = 5$ ns.

8. To assure tpc min, tASC should be \geq tcp.

Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 The maximum value is specified only to assure access time



device symbolization



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed

NOTE: The location of the part number may vary.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated