SMMS446C – DECEMBER 1992 – REVISED JUNE 1995

- Organization . . . 4 194 304 × 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages and Four 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period 32 ms (2048 Cycles)[†]
- All Inputs, Outputs, Clocks Fully TTL Compatible
- Common CAS Control for Nine Common Data-In and Data-Out Lines in Four Blocks
- Separate RAS Control for Eighteen Data-In and Data-Out Lines in Two Blocks
- 3-State Output

description

• Performance Ranges:

	ACCESS TIME ^t RAC (MAX)	ACCESS TIME ^t CAC (MAX)	ACCESS TIME ^t AA (MAX)	READ OR WRITE CYCLE (MIN)
2497MBK36A-60 2497MBK36A-70 2497MBK36A-80	60 ns 70 ns	15 ns 18 ns 20 ns	30 ns 35 ns 40 ns	110 ns 130 ns 150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Presence Detect
- Gold-Tabbed Version Available:[‡] TM497MBK36A
- Tin-Lead (Solder) Tabbed Version Available: TM497MBK36Q

The TM497MBK36A is a 16M-byte dynamic random-access memory (DRAM) organized as four times 4194304×9 (bit 9 is generally used for parity) in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417400DJ, 4194304×4 -bit DRAMs, each in 24/26-lead plastic SOJ packages, and four TMS44100DJ, 4194304×1 -bit DRAMs, each in 20/26-lead plastic SOJ packages mounted on a substrate with decoupling capacitors. Each TMS417400DJ and TMS44100DJ is described in the TMS417400 and TMS44100 data sheets (respectively).

The TM497MBK36A is available in a double-sided BK leadless module for use with sockets. The TM497MBK36A features \overline{RAS} access times of 60 ns, 70 ns, and 80 ns. This device is characterized for operation from 0°C to 70°C.

operation

The TM497MBK36A operates as eight TMS417400DJs and four TMS44100DJs connected as shown in the functional block diagram and Table 1. Refer to the TMS417400 and TMS44100 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with RAS in order to retain data. Address line A10 must be used as most significant refresh address line (lowest frequency) to assure correct refresh for both TMS417400 and TMS44100. A0–A9 address lines must be refreshed every 16 ms as required by the TMS44100 DRAM. CAS can remain high during the refresh sequence to conserve power.

power up

To achieve proper operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh [RAS-only or CAS-before-RAS (CBR)] cycle.

 $^{+}$ A0-A9 address lines must be refreshed every 16 ms.


[‡] Part numbers in this data sheet refer only to the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SMMS446C – DECEMBER 1992 – REVISED JUNE 1995





DATA BLOCK	RASx	CASx
DQ0-DQ7 DQ8	RAS0	CAS0
DQ9-DQ16 DQ17	RAS0	CAS1
DQ18-DQ25 DQ26	RAS2	CAS2
DQ27-DQ34 DQ35	RAS2	CAS3

Table 1. Connection Table

single-in-line memory module and components


PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM497MBK36A: Nickel plate and gold plate over copper

Contact area for TM497MBK36Q: Nickel plate and tin-lead over copper



functional block diagram



4 194 304 BY 32-BIT DYNAMIC RAM MODULE SMM3446C - DECEMBER 1992 - REVISED JUNE 1995 TM497MBK36A, TM497MBK36Q Template Release Date: 7–11–94

SMMS446C - DECEMBER 1992 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	12 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg} 55	5°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
Тд	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS		AMETER TEST CONDITIONS '497MBK36A-60			86A-70	'497MBK	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
∨он	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
ų	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 120		± 120		± 120	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to } V_{CC},$		± 10		± 10		± 10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		1300		1160		1040	mA
	Standby aurrent	V _{IH} = 2.4 V (TTL), <u>After</u> 1 memory cycle, RAS and CAS high		24		24		24	mA
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 V (CMOS),$ After 1 memory cycle, RAS and CAS high		12		12		12	mA
ICC3	Average <u>refre</u> sh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		1300		1160		1040	mA
ICC4	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{MIN}$		920		800		680	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER				
C _{i(A)}	Ci(A) Input capacitance, address inputs				pF
C _{i(C)}					pF
Ci(R) Input capacitance, RAS inputs				42	pF
C _{i(W)}					pF
	DQ pins				рF
Co	Output capacitance Parity pins			12	рг

NOTE 5: V_{CC} = 5 V ± 0.5 V, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'497MBK36A-60		'497MBK36A-70		'497MBK36A-80	
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{AA}	Access time from column address		30		35		40	ns
^t CAC	Access time from CAS low		15		18		20	ns
^t CPA	Access time from column precharge		35		40		45	ns
^t RAC	Access time from RAS low		60		70		80	ns
^t CLZ	CAS to output in low-impedance state	0		0		0		ns
^t OH	Output disable time, start of CAS high	3		3		3		ns
tOFF	Output disable time after \overline{CAS} high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t_{OFF} is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'497ME	K36A-60	'497ME	3K36A-70	'497MBK36A-80		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t RC	Cycle time, random read or write (see Note 7)	110		130		150		ns
^t PC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
^t RASP	Pulse duration, page-mode, RAS low	60	100 000	70	100 000	80	100 000	ns
^t RAS	Pulse duration, nonpage-mode, RAS low	60	10 000	70	10 000	80	10 000	ns
^t CAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
^t CP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, \overline{W} low	10		10		10		ns
^t ASC	Setup time, column address before CAS low	0		0		0		ns
^t ASR	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data before CAS low	0		0		0		ns
^t RCS	Setup time, \overline{W} high before \overline{CAS} low	0		0		0		ns
tCWL	Setup time, \overline{W} low before \overline{CAS} high	15		18		20		ns
^t RWL	Setup time, \overline{W} low before \overline{RAS} high	15		18		20		ns
tWCS	Setup time, \overline{W} low before \overline{CAS} low	0		0		0		ns
twrp	Setup time, \overline{W} high before \overline{RAS} low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume $t_T = 5$ ns.

8. To assure tPC min, tASC should be \geq tCP.



SMMS446C - DECEMBER 1992 - REVISED JUNE 1995


timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'497MBK	36A-60	'497MBK36A-70		'497MBK	36A-80	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t CAH	Hold time, column address after CAS low	15		15		15		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
^t DH	Hold time, data after CAS low	15		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, \overline{W} high after \overline{CAS} high (see Note 9)	0		0		0		ns
^t RRH	Hold time, \overline{W} high after \overline{RAS} high (see Note 9)	0		0		0		ns
^t WCH	Hold time, \overline{W} low after \overline{CAS} low	10		15		15		ns
^t WRH	Hold time, \overline{W} high after \overline{RAS} low (CBR refresh only)	10		10		10		ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
^t CRP	Delay time, CAS high to RAS low	5		5		5		ns
^t CSH	Delay time, RAS low to CAS high	60		70		80		ns
^t CSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
^t RAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
^t RAL	Delay time, column address to RAS high	30		35		40		ns
^t CAL	Delay time, column address to CAS high	30		35		40		ns
^t RCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
^t REF	Refresh time interval		32		32		32	ms
t _T	Transition time	3	30	3	30	3	30	ns

NOTES: 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

10. The maximum value is specified only to assure access time.

device symbolization



- YY = Year Code
- MM = Month Code
- T = Assembly Site Code
- -SS = Speed Code

NOTE: Location of symbolization may vary.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated