

Data Sheet July 28, 2006 FN8189.3

Quad Digitally Controlled Potentiometers (XDCP™)

FEATURES

- Four potentiometers per package
- 64 resistor taps
- SPI serial interface for write, read, and transfer operations of the potentiometer
- Wiper resistance, 40Ω typical at 5V.
- Four non-volatile data registers for each potentiometer
- Non-volatile storage of multiple wiper position
- Power-on recall. Loads saved wiper position on power-up.
- Standby current < 1µA max
- System V_{CC}: 2.7V to 5.5V operation
- Analog V⁺/V⁻: -5V to +5V
- 10k Ω , 2.5k Ω end to end resistance
- 100 yr. data retention
- Endurance: 100,000 data changes per bit per register
- Low power CMOS
- 24 Ld SOIC and 24 Ld TSSOP
- Pb-free plus anneal available (RoHS compliant)


DESCRIPTION

The X9400 integrates four digitally controlled potentiometers (XDCPs) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented using 63 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI serial bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four nonvolatile Data Registers (DR0-3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power-up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

BLOCK DIAGRAM



Ordering Information

| PART NUMBER | PART MARKING | V _{CC} LIMITS | POTENTIOMETER ORGANIZATION ($k\Omega$) | TEMPERATURE RANGE (°C) | PACKAGE | PKG. DWG. # |
|----------------------------|-----------------|------------------------|--|------------------------------|---|-------------|
| X9400WS24* | X9400WS | 5 ±10% | 10 | 0 to +70 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400WS24ZT1 (Note) | X9400WS Z | | | 0 to +70 | 24 Ld SOIC (300 mil) (Pb-free) Tape and Reel | M24.3 |
| X9400WS24I* | X9400WS I | | | -40 to +85 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400WS24IZ* (Note) | X9400WS ZI | | | -40 to +85 | 24 Ld SOIC (300 mil) (Pb-free) | M24.3 |
| X9400WV24* | X9400WV | | | 0 to +70 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400WV24I* | X9400WV I | | | -40 to +85 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400WV24IZ* (Note) | X9400WV ZI | | | -40 to +85 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400WV24Z* (Note) | X9400WV Z | | | 0 to +70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400YS24* | X9400YS | | 2.5 | 0 to +70 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400YS24I* | X9400YS I | | | -40 to +85 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400YV24* | X9400YV | | | 0 to +70 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400YV24I* | X9400YV I | | | -40 to +85 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400YV24IZ* (Note) | X9400YV ZI | | | -40 to +85 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400YV24Z* (Note) | X9400YV Z | | | 0 to +70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400WS24-2.7* | X9400WS F | 2.7 to 5.5 | 10 | 0 to +70 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400WS24I-2.7* | X9400WS G | | | -40 to +85 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400WS24IZ-2.7* (Note) | X9400WS ZG | | | -40 to +85 | 24 Ld SOIC (300 mil) (Pb-free) | M24.3 |
| X9400WV24-2.7* | X9400WV F | | | 0 to +70 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400WV24I-2.7* | X9400WV G | | | -40 to +85 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400WV24IZ-2.7* (Note) | X9400WV ZG | | | -40 to +85 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400WV24Z-2.7* (Note) | X9400WV ZF | | | 0 to +70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400YS24-2.7* | X9400YS F | | 2.5 | 0 to +70 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400YS24I-2.7* | X9400YS G | | | -40 to +85 | 24 Ld SOIC (300 mil) | M24.3 |
| X9400YV24-2.7* | X9400YV F | | | 0 to +70 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400YV24I-2.7* | X9400YV G | | | -40 to +85 | 24 Ld TSSOP (4.4mm) | MDP0044 |
| X9400YV24IZ-2.7* (Note) | X9400YV ZG | | | -40 to +85 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400YV24Z-2.7* (Note) | X9400YV ZF | | | 0 to +70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |

^{*}Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

PIN DESCRIPTIONS

Host Interface Pins

Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

Serial Input

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9400.

Chip Select (CS)

When \overline{CS} is HIGH, the X9400 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. \overline{CS} LOW enables the X9400, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on \overline{CS} is required prior to the start of any operation.

Hold (HOLD)

HOLD is used in conjunction with the $\overline{\text{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, $\overline{\text{HOLD}}$ may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, $\overline{\text{HOLD}}$ must

be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

Device Address (A₀ - A₁)

The address inputs are used to set the least significant 2 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9400. A maximum of 4 devices may occupy the SPI serial bus.

Potentiometer Pins

V_{H}/R_{H} (V_{H0}/R_{H0} - V_{H3}/R_{H3}), V_{L}/R_{L} (V_{L0}/R_{L0} - V_{L3}/R_{L3})

The V_H/R_H and V_L/R_L inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

V_W/R_W (V_{W0}/R_{W0} - V_{W3}/R_{W3})

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.


Hardware Write Protect Input (WP)

The WP pin when LOW prevents nonvolatile writes to the Data Registers.

Analog Supplies (V+, V-)

The analog Supplies V+, V- are the supply voltages for the XDCP analog section.

PIN CONFIGURATION



FN8189.3
July 28, 2006

PIN NAMES

| Symbol | Description |
|--|--|
| SCK | Serial Clock |
| SI, SO | Serial Data |
| A ₀ - A ₁ | Device Address |
| V _{H0} /R _{H0} - V _{H3} /R _{H3} , V _{L0} /R _{L0} - V _{L3} /R _{L3} | Potentiometer Pins (terminal equivalent) |
| V _{W0} /R _{W0} - V _{W1} /R _{W1} | Potentiometer Pins (wiper equivalent) |
| WP | Hardware Write Protection |
| V _{CC} | System Supply Voltage |
| V _{SS} | System Ground |
| NC | No Connection |

DEVICE DESCRIPTION

The X9400 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

Serial Interface

The X9400 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. $\overline{\text{CS}}$ must be LOW and the $\overline{\text{HOLD}}$ and $\overline{\text{WP}}$ pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

Array Description

The X9400 is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (V_H/R_H and V_L/R_L inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (V_W/R_W) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a wiper counter register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

Wiper Counter Register (WCR)

The X9400 contains four Wiper Counter Registers, one for each XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register or global XFR data register instructions (parallel load); it can be modified one step at a time by the increment/decrement instruction. Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9400 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down.

Data Registers

Each potentiometer has four 6-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.


If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Data Register Detail

| (MSB) | | | | | (LSB) |
|-------|----|----|----|----|-------|
| D5 | D4 | D3 | D2 | D1 | D0 |
| NV | NV | NV | NV | NV | NV |

FN8189.3 July 28, 2006

Figure 1. Detailed Potentiometer Block Diagram



Write in Process

The contents of the Data Registers are saved to nonvolatile memory when the CS pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a write in process bit (WIP). The WIP bit is read with a read status command.

INSTRUCTIONS

Identification (ID) Byte


The first byte sent to the X9400 from the host, following a \overline{CS} going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9400 this is fixed as 0101[B] (refer to Figure 2).

The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the $\rm A_0$ - $\rm A_1$ input pins. The X9400 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9400 to successfully

continue the command sequence. The A_0 - A_1 inputs can be actively driven by CMOS input signals or tied to V_{CC} or $V_{SS}.$

The remaining two bits in the slave byte must be set to 0.

Figure 2. Identification Byte Format




Instruction Byte

The next byte sent to the X9400 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the four pots and, when applicable, they point to one of four associated registers. The format is shown below in Figure 3.

intersil FN8189.3
July 28, 2006

Figure 3. Instruction Byte Format



The four high order bits of the instruction byte specify the operation. The next two bits (R_1 and R_0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last two bits (P_1 and P_0) selects which one of the four potentiometers is to be affected by the instruction.

Four of the ten instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are:

- XFR Data Register to Wiper Counter Register—This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register —
 This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- Global XFR Data Register to Wiper Counter Register
 This transfers the contents of all specified Data
 Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data Register
 This transfers the contents of all Wiper Counter
 Registers to the specified associated Data Registers.

The basic sequence of the two byte instructions is illustrated in Figure 4. These two-byte instructions exchange data between the WCR and one of the data registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by t_{WRL} . A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register.

6

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9400; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- Read Wiper Counter Register—read the current wiper position of the selected pot,
- Write Wiper Counter Register—change current wiper position of the selected pot,
- Read Data Register—read the contents of the selected data register;
- Write Data Register—write a new value to the selected data register.
- Read Status—This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The sequence of these operations is shown in Figure 5 and Figure 6.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the V_H/R_H terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the V_L/R_L terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 7 and Figure 8.

intersil FN8189.3
July 28, 2006

Figure 4. Two-Byte Instruction Sequence




Figure 5. Three-Byte Instruction Sequence (Write)




Figure 6. Three-Byte Instruction Sequence (Read)





Figure 7. Increment/Decrement Instruction Sequence



intersil FN8189.3 July 28, 2006

Figure 8. Increment/Decrement Timing Limits




Table 1. Instruction Set

| | | | Ins | struc | ction | Set | | | |
|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|
| Instruction | l ₃ | l ₂ | l ₁ | I ₀ | R ₁ | R ₀ | P ₁ | P ₀ | Operation |
| Read Wiper Counter Register | 1 | 0 | 0 | 1 | 0 | 0 | P ₁ | P ₀ | Read the contents of the Wiper Counter Register pointed to by P ₁ - P ₀ |
| Write Wiper Counter Register | 1 | 0 | 1 | 0 | 0 | 0 | P ₁ | P ₀ | Write new value to the Wiper Counter Register pointed to by P ₁ - P ₀ |
| Read Data Register | 1 | 0 | 1 | 1 | R ₁ | R ₀ | P ₁ | P ₀ | Read the contents of the Data Register pointed to by P_1 - P_0 and R_1 - R_0 |
| Write Data Register | 1 | 1 | 0 | 0 | R ₁ | R ₀ | P ₁ | PO | Write new value to the Data Register pointed to by P_1 - P_0 and R_1 - R_0 |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 0 | 1 | R ₁ | R ₀ | P ₁ | P ₀ | Transfer the contents of the Data Register pointed to by R_1 - R_0 to the Wiper Counter Register pointed to by P_1 - P_0 |
| XFR Wiper Counter Register to Data Register | 1 | 1 | 1 | 0 | R ₁ | R ₀ | P ₁ | P ₀ | Transfer the contents of the Wiper Counter Register pointed to by P ₁ - P ₀ to the Register pointed to by R ₁ - R ₀ |
| Global XFR Data Register to Wiper Counter Register | 0 | 0 | 0 | 1 | R ₁ | R ₀ | 0 | 0 | Transfer the contents of the Data Registers pointed to by $\rm R_1$ - $\rm R_0$ of all four pots to their respective Wiper Counter Register |
| Global XFR Wiper Counter Register to Data Register | 1 | 0 | 0 | 0 | R ₁ | R ₀ | 0 | 0 | Transfer the contents of all Wiper Counter Registers to their respective data Registers pointed to by R ₁ - R ₀ of all four pots |
| Increment/Decrement Wiper Counter Register | 0 | 0 | 1 | 0 | 0 | 0 | P ₁ | P ₀ | Enable Increment/decrement of the Wiper Counter Register pointed to by P ₁ - P ₀ |
| Read Status (WIP bit) | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Read the status of the internal write cycle, by checking the WIP bit. |

FN8189.3 July 28, 2006 intersil

Instruction Format

Notes: (1) "A1 \sim A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Counter Register
- (3) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (4) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

Read Wiper Counter Register (WCR)

| CS | | | e ty tifie | | | | vice esse | | | | ode | | a | W(ddre | CR esse | es | (8 | | - | - | | tion) on | |)) | CS |
|-----------------|---|---|---------------|---|---|---|--------------|--------|---|---|-----|---|---|------------|------------|--------|----|---|-------------|-------------|-------------|--------------|-------------|-------------|----------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 0 | 0 | 1 | 0 | 0 | P 1 | P 0 | 0 | 0 | W P 5 | W P 4 | W P 3 | W P 2 | W P 1 | W P 0 | Rising Edge |

Write Wiper Counter Register (WCR)

| CS | | | e ty ıtifie | • | | | ice esse | | | | uctic ode | | a | | CR esse | es | | (se | | | Byt lost | | SI) | | CS |
|-----------------|---|---|----------------|---|---|---|-------------|--------|---|---|--------------|---|---|---|------------|--------|---|-----|-----|-------------|-------------|-------------|-------------|-------------|----------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 0 | 1 | 0 | 0 | 0 | P 1 | P 0 | 0 | 0 | SP5 | W P 4 | W P 3 | W P 2 | W P 1 | W P 0 | Rising Edge |

Read Data Register (DR)

| CS | | | e ty itifie | • | | | ice esse | | | - | ode | | | and ddre | | _ | | sent | | | Byt 400 | | sc | D) | CS |
|-----------------|---|---|----------------|---|---|---|-------------|--------|---|---|-----|---|--------|-------------|--------|-----|---|------|-------------|-------------|-------------|-------------|-------------|-------------|----------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 0 | 1 | 1 | R 1 | R 0 | P 1 | P 0 | 0 | 0 | W P 5 | W P 4 | W P 3 | W P 2 | W P 1 | W P 0 | Rising Edge |

Write Data Register (DR)

| CS | | vice len | , | | | | /ice | | | | ode | | | | d W | CR s | | (se | | ata by h | , | | SI) | | CS | HIGH-VOLTAGE |
|----------------|---|-------------|---|---|---|---|--------|--------|---|---|-----|---|--------|--------|--------|---------|---|-----|-------------|-------------|-------------|-------------|-------------|-------------|---------------|--------------|
| Fallin Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 1 | 0 | 0 | R 1 | R 0 | P 1 | P 0 | 0 | 0 | W P 5 | W P 4 | W P 3 | W P 2 | W P 1 | W P 0 | | WRITE CYCLE |

Transfer Data Register (DR) to Wiper Counter Register (WCR)

| | de | vic | e ty | ре | | dev | /ice | | in | stru | ıctic | on | DF | and | W b | CR | _ |
|---------------|----|-----|-------|----|----|------|--------|--------|----|------|-------|----|--------|--------|--------|-----|--------------|
| CS Falling | io | den | tifie | r | ac | ddre | ess | es | (| орс | ode |) | а | ddre | esse | s | CS Rising |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 1 | 0 | 1 | R 1 | R 0 | P 1 | P 0 | Edge |

Transfer Wiper Counter Register (WCR) to Data Register (DR)

| CS | | vice | , | • | | | vice esse | | | stru | | | | and ddre | | CR | CS | HIGH-VOLTAGE |
|-----------------|---|------|---|---|---|---|--------------|--------|---|------|---|---|--------|-------------|--------|--------|----------------|--------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 1 | 1 | 0 | R 1 | R | P 1 | P 0 | Rising Edge | WRITE CYCLE |

intersil FN8189.3 July 28, 2006

Increment/Decrement Wiper Counter Register (WCR)

| CS Falling | | | e ty itifie | • | | | /ice | es | | _ | ictic ode | | a | W(ddre | | es | | | eme | | - | | | CS Rising |
|---------------|---|---|----------------|---|---|---|--------|--------|---|---|--------------|---|---|------------|--------|--------|---------|---------|-----|--|---|---------|---------|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 0 | 0 | 1 | 0 | X | X | P 1 | P 0 | I/ D | I/ D | | | | I/ D | I/ D | Edge |

Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

| CS Falling | | | e ty _l tifie | | | | ice esse | | | | ode | | a | D ddre | R esse | es | CS Rising |
|---------------|---|---|----------------------------|---|---|---|-------------|--------|---|---|-----|---|--------|-----------|-----------|----|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 0 | 0 | 0 | 1 | R 1 | R 0 | 0 | 0 | Edge |

Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

| CS Falling | | | e ty tifie | • | | | /ice esse | | | _ | uctio ode | | ac | D ddre | | es | CS Rising | HIGH-VOLTAGE |
|---------------|---|---|---------------|---|---|---|--------------|--------|---|---|--------------|---|--------|-----------|---|----|--------------|--------------|
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 0 | 0 | 0 | R 1 | R 0 | 0 | 0 | Edge | WRITE CYCLE |

Read Status

| <u>cs</u> | device type identifier | | | device addresses | | instruction opcode | | wiper addresses | | | Data Byte (sent by X9400 on SO) | | | | <u>CS</u> | | | | | | | | | | |
|-----------------|------------------------|---|---|---------------------|---|--------------------|--------|--------------------|---|---|------------------------------------|---|---|---|-----------|---|---|---|---|---|---|---|---|-------------|----------------|
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | W I P | Rising Edge |

 intersil
 FN8189.3

 July 28, 2006

ABSOLUTE MAXIMUM RATINGS

| Temperature under bias65°C to +13 | 5°C |
|--|-----|
| Storage temperature65°C to +15 | 0°C |
| Voltage on SCK, SCL or any address | |
| input with respect to V _{SS} 1V to | +7V |
| Voltage on V+ (referenced to V _{SS}) | 10V |
| Voltage on V- (referenced to V _{SS}) | 10V |
| (V+) - (V-) | 12V |
| Any V _H | V+ |
| Any VL | V- |
| Lead temperature (soldering, 10 seconds) 30 | 0°C |
| lw (10 seconds)±12 | 2mA |

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Temp | Min. | Max. |
|------------|-------|-------|
| Commercial | 0°C | +70°C |
| Industrial | -40°C | +85°C |

| Device | Supply Voltage (V _{CC}) Limits |
|-----------|--|
| X9400 | 5V ± 10% |
| X9400-2.7 | 2.7V to 5.5V |

ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

| | | | | Lin | nits | | |
|--|--|---|------|----------|------|-------------------|---|
| Symbol | Paramet | er | Min. | Тур. | Max. | Unit | Test Conditions |
| R _{TOTAL} | End to end resistance | e | | | ±20 | % | |
| | Power rating | | | | 50 | mW | 25°C, each pot |
| IW | Wiper current | | | | ±6 | mA | |
| R _W | Wiper resistance | | | 150 | 250 | Ω | Wiper Current = \pm 1mA, V _{CC} = 3V |
| | | | | 40 | 100 | Ω | Wiper Current = \pm 1mA, V _{CC} = 5V |
| Vv+ | Voltage on V+ Pin | X9400 | +4.5 | | +5.5 | V | |
| | | X9400-2.7 | +2.7 | | +5.5 | | |
| Vv- | Voltage on V- Pin | X9400 | -5.5 | | -4.5 | V | |
| | | X9400-2.7 | -5.5 | | -2.7 | | |
| V _{TERM} | Voltage on any V _H /R _I | d or V _L /R _L Pin | V- | | V+ | V | |
| | Noise | | | -120 | | dBV | Ref: 1kHz |
| | Resolution | | | 1.6 | | % | |
| | Absolute linearity (1) | | -1 | | +1 | MI ⁽³⁾ | R _{w(n)(actual)} - R _{w(n)(expected)} |
| | Relative linearity (2) | | -0.2 | | +0.2 | MI ⁽³⁾ | $R_{W(n+1)} - [R_{W(n)+MI}]$ |
| | Temperature coeffici | ent of R _{TOTAL} | | ±300 | | ppm/°C | |
| | Ratiometric temp. coefficient | | | | ±20 | ppm/°C | |
| C _H /C _L /C _W | Potentiometer capac | tances | | 10/10/25 | | pF | See Spice Macromodel |
| I _{AL} | R _H , R _L , R _W leakage | current | | 0.1 | 10 | μA | $V_{IN} = V_{SS}$ to V_{CC} . Device is in stand-by mode. |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

intersil FN8189.3 July 28, 2006

⁽²⁾ Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

⁽³⁾ MI = RTOT/63 or $(R_H - R_L)/63$, single pot

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

| | | | Lir | nits | | |
|------------------|--|-----------------------|------|-----------------------|-------|---|
| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
| I _{CC1} | V _{CC} supply current (Active) | | | 400 | μΑ | f _{SCK} = 2MHz, SO = Open, Other Inputs = V _{SS} |
| I _{CC2} | V _{CC} supply current (Nonvolatile Write) | | | 1 | mA | $f_{SCK} = 2MHz$, SO = Open, Other Inputs = V_{SS} |
| I _{SB} | V _{CC} current (standby) | | | 1 | μΑ | $SCK = SI = V_{SS}$, Addr. = V_{SS} |
| ILI | Input leakage current | | | 10 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| I _{LO} | Output leakage current | | | 10 | μΑ | $V_{OUT} = V_{SS}$ to V_{CC} |
| V _{IH} | Input HIGH voltage | V _{CC} x 0.7 | | V _{CC} + 0.5 | V | |
| V _{IL} | Input LOW voltage | -0.5 | | V _{CC} x 0.1 | V | |
| V _{OL} | Output LOW voltage | | | 0.4 | V | I _{OL} = 3mA |

ENDURANCE AND DATA RETENTION

| Parameter | Min. | Unit |
|-------------------|---------|-----------------------------------|
| Minimum endurance | 100,000 | Data changes per bit per register |
| Data retention | 100 | years |

CAPACITANCE

| Symbol | Test | Max. | Unit | Test Conditions |
|---------------------------------|---|------|------|-----------------------|
| C _{OUT} ⁽⁴⁾ | Output capacitance (SO) | 8 | pF | V _{OUT} = 0V |
| C _{IN} ⁽⁴⁾ | Input capacitance (A0, A1, SI, and SCK) | 6 | pF | $V_{IN} = 0V$ |


POWER-UP TIMING

| Symbol | 1-1 | | Max. | Unit |
|---|---|-----|------|--------|
| t _{PUR} (5) | Power-up to initiation of read operation | | 1 | ms |
| t _{PUW} (5) | Power-up to initiation of write operation | | 5 | ms |
| t _R V _{CC} ⁽⁴⁾ | V _{CC} Power-up ramp | 0.2 | 50 | V/msec |

POWER-UP REQUIREMENTS (Power-up sequencing can affect correct recall of the wiper registers)

The preferred power-on sequence is as follows: First V_{CC} , then the potentiometer pins, R_H , R_L , and R_W . Voltage should not be applied to the potentiometer pins before V+ or V- is applied. The V_{CC} ramp rate specifi-cation should be met, and any glitches or slope changes in the V_{CC} line should be held to <100mV if possible. If V_{CC} powers down, it should be held below 0.1V for more than 1 second before powering up again in order for proper wiper register recall. Also, V_{CC} should not reverse polarity by more than 0.5V. Recall of wiper position will not be complete until V_{CC} , V+ and V-reach their final value.

EQUIVALENT A.C. LOAD CIRCUIT




A.C. TEST CONDITIONS

| Input pulse levels | V _{CC} x 0.1 to V _{CC} x 0.9 | | | | |
|-------------------------------|--|--|--|--|--|
| Input rise and fall times | 10ns | | | | |
| Input and output timing level | V _{CC} x 0.5 | | | | |


Notes: (4) This parameter is periodically sampled and not 100% tested

(5) tpuR and tpuW are the delays required from the time the third (last) power supply (V_{CC}, V+ or V-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.

SPICE Macro Model



SYMBOL TABLE



AC TIMING

| Symbol | Parameter | Min. | Max. | Unit |
|------------------|--|------|------|------|
| fsck | SSI/SPI clock frequency | | 2.0 | MHz |
| tcyc | SSI/SPI clock cycle time | 500 | | ns |
| t _{WH} | SSI/SPI clock high time | 200 | | ns |
| t _{WL} | SSI/SPI clock low time | 200 | | ns |
| tLEAD | Lead time | 250 | | ns |
| tLAG | Lag time | 250 | | ns |
| tsu | SI, SCK, HOLD and CS input setup time | 50 | | ns |
| t _H | SI, SCK, HOLD and CS input hold time | 50 | | ns |
| t _{RI} | SI, SCK, HOLD and CS input rise time | | 2 | μs |
| t _{Fl} | SI, SCK, HOLD and CS input fall time | | 2 | μs |
| t _{DIS} | SO output disable time | 0 | 500 | ns |
| t _V | SO output valid time | | 100 | ns |
| tHO | SO output hold time | 0 | | ns |
| t _{RO} | SO output rise time | | 50 | ns |
| t _{FO} | SO output fall time | | 50 | ns |
| tHOLD | HOLD time | 400 | | ns |
| tHSU | HOLD setup time | 100 | | ns |
| tHH | HOLD hold time | 100 | | ns |
| t _{HZ} | HOLD low to output in High Z | | 100 | ns |
| t _{LZ} | HOLD high to output in Low Z | | 100 | ns |
| T _I | Noise suppression time constant at SI, SCK, HOLD and CS inputs | | 20 | ns |
| t _{CS} | CS deselect time | 2 | | μs |
| twpasu | WP, A0 and A1 setup time | 0 | | ns |
| twpah | WP, A0 and A1 hold time | 0 | | ns |

HIGH-VOLTAGE WRITE CYCLE TIMING


| Symbol | Parameter | Тур. | Max. | Unit |
|--------|--|------|------|------|
| twR | High-voltage write cycle time (store instructions) | 5 | 10 | ms |

XDCP TIMING


| Symbol | Parameter | | | Unit |
|--------|---|--|-----|------|
| twrpo | Wiper response time after the third (last) power supply is stable | | 10 | μs |
| twRL | Wiper response time after instruction issued (all load instructions) | | 10 | μs |
| twrid | Wiper response time from an active SCL/SCK edge (increment/decrement instruction) | | 450 | ns |

TIMING DIAGRAMS

Input Timing




Output Timing




intersil FN8189.3 July 28, 2006


Hold Timing



XDCP Timing (for All Load Instructions)




XDCP Timing (for Increment/Decrement Instruction)




intersil

Write Protect and Device Address Pins Timing




APPLICATIONS INFORMATION

Basic Configurations of Electronic Potentiometers




Three terminal Potentiometer; Variable voltage divider




Two terminal Variable Resistor; Variable current

Application Circuits


Noninverting Amplifier



Offset Voltage Adjustment




Voltage Regulator



 $V_{O}(REG) = 1.25V(1+R_{2}/R_{1})+I_{adj}R_{2}$


Comparator with Hysteresis




$$\begin{split} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{split}$$

Application Circuits (continued)


Attenuator $V_{S} = \frac{R_{1}}{R_{3}}$ $R_{4} \leq \text{All } R_{S} = 10 \text{k}\Omega$ $V_{O} = G V_{S}$ $-1/2 \leq G \leq +1/2$



Inverting Amplifier




Equivalent L-R Circuit




$$\begin{split} Z_{IN} = R_2 + s \; R_2 \; (R_1 + R_3) \; C_1 = R_2 + s \; \text{Leq} \\ (R_1 + R_3) >> R_2 \end{split}$$

Function Generator



 $\begin{array}{l} \text{frequency} \propto R_1,\,R_2,\,C \\ \text{amplitude} \propto R_A,\,R_B \end{array}$

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.


M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE


| | INCHES | | MILLIMETERS | | | |
|--------|----------|--------|-------------|-------|-------|--|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES | |
| Α | 0.0926 | 0.1043 | 2.35 | 2.65 | - | |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - | |
| В | 0.013 | 0.020 | 0.33 | 0.51 | 9 | |
| С | 0.0091 | 0.0125 | 0.23 | 0.32 | - | |
| D | 0.5985 | 0.6141 | 15.20 | 15.60 | 3 | |
| Е | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 | |
| е | 0.05 BSC | | 1.27 BSC | | - | |
| Н | 0.394 | 0.419 | 10.00 | 10.65 | - | |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 | |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 | |
| N | 24 | | 24 | | 7 | |
| α | 0° | 8° | 0° 8° | | - | |


Rev. 1 4/06

Thin Shrink Small Outline Package Family (TSSOP)









MDP0044 THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

| SYMBOL | 14 LD | 16 LD | 20 LD | 24 LD | 28 LD | TOLERANCE | |
|--------|-------|-------|-------|-------|-------|-------------|--|
| Α | 1.20 | 1.20 | 1.20 | 1.20 | 1.20 | Max | |
| A1 | 0.10 | 0.10 | 0.10 | 0.10 | 0.10 | ±0.05 | |
| A2 | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | ±0.05 | |
| b | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | +0.05/-0.06 | |
| С | 0.15 | 0.15 | 0.15 | 0.15 | 0.15 | +0.05/-0.06 | |
| D | 5.00 | 5.00 | 6.50 | 7.80 | 9.70 | ±0.10 | |
| Е | 6.40 | 6.40 | 6.40 | 6.40 | 6.40 | Basic | |
| E1 | 4.40 | 4.40 | 4.40 | 4.40 | 4.40 | ±0.10 | |
| е | 0.65 | 0.65 | 0.65 | 0.65 | 0.65 | Basic | |
| L | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | ±0.15 | |
| L1 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | Reference | |

Rev. E 12/02

NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.
- 3. Dimensions "D" and "E1" are measured at dAtum Plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com