## 240/244-OUTPUT TFT-LCD SOURCE DRIVER WITH TIMING GENERATOR (COMPATIBLE WITH 64-GRAY SCALES)

## DESCRIPTION

The $\mu$ PD161831 is a source driver for LIPS TFTs with on-chip timing generator and featuring 240/244 outputs. Data input as 6 -bit x 3 -dot digital data is output as $64 \gamma$-corrected values using an internal D/A converter, achieving 260,000-color (full-color) display.

## FEATURES

- CMOS level input
- 240/244 outputs (R, G, B output)
- Input of 6 bits (gray-scale data) by 3 dots
- Capable of outputting 64 values by means of 5 external power modules and a D/A converter
- Output dynamic range: Vss +0.05 V to $\mathrm{Vs}-0.05 \mathrm{~V}$
- High-speed data transfer: fclk $=20 \mathrm{MHz}$ MAX. (during 2-times data transfer when operating at $\mathrm{Vcc}=2.5 \mathrm{~V}$. During 1-time data transfer 10 MHz MAX.)
- High-speed data transfer: fclk $=16 \mathrm{MHz}$ MAX. (during 2-times data transfer when operating at $\mathrm{Vcc}=2.2 \mathrm{~V}$. During 1-time data transfer 8 MHz MAX.)
- On-chip power supplies (driver power supply, gate top power supply, gate bottom power supply)
- Logic power supply voltage (Vcc): 2.2 to 3.6 V
- DC/DC reference power supply (VDC): 2.5 to 3.6 V
- On-chip timing generator (Outputs R, G, B switching signal to panel. Outputs gate control signal.)
- On-chip 8-bit serial interface (applied to SPI)


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD161831P | Chip |

Remark Purchasing the above chip entail the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representatives.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

## 2. PIN CONFIGURATION (Pad Layout)

Chip size: T.B.D.
Bump size: INPUT/VCOM/TEST/DUMMY: $50 \times 75 \mu \mathrm{~m}^{2}$
OUTPUT: $35 \times 100 \mu \mathrm{~m}^{2}$

Remark T.B.D.: To be determined.

Alignment Mark (Unit: $\mu \mathrm{m}$ )

|  |  | X Coordinate | Y Coordinate |
| :--- | :--- | :---: | :---: |
| Alignment1 | Aluminum (core) | 10768.0 | 441.0 |
|  | Bump (core) | 10768.0 | 366.0 |
| Alignment2 | Aluminum (core) | -10768.0 | 441.0 |
|  | Bump (core) | -10768.0 | 366.0 |

Remark The figures are rounded off in $0.5 \mu \mathrm{~m}$ units.


Table 2-1. Pad Layout (1/2)

| No. | PAD Name | X [ $\mu \mathrm{m}$ ] | Y [ $\mu \mathrm{m}$ ] |
| :---: | :---: | :---: | :---: |
| 1 | Dummy | 10797.00 | 594.99 |
| 2 | Dummy | 10737.00 | 594.99 |
| 3 | Dummy | 10677.00 | 594.99 |
| 4 | Dummy | 9840.00 | 594.99 |
| 5 | S244 | 9780.00 | 594.99 |
| 6 | S243 | 9720.00 | 594.99 |
| 7 | S242 | 9660.00 | 594.99 |
| 8 | S241 | 9600.00 | 594.99 |
| 9 | S240 | 9540.00 | 594.99 |
| 10 | S239 | 9480.00 | 594.99 |
| 11 | S238 | 9420.00 | 594.99 |
| 12 | S237 | 9360.00 | 594.99 |
| 13 | S236 | 9300.00 | 594.99 |
| 14 | S235 | 9240.00 | 594.99 |
| 15 | S234 | 9180.00 | 594.99 |
| 16 | S233 | 9120.00 | 594.99 |
| 17 | S232 | 9060.00 | 594.99 |
| 18 | S231 | 9000.00 | 594.99 |
| 19 | S230 | 8940.00 | 594.99 |
| 20 | S229 | 8880.00 | 594.99 |
| 21 | S228 | 8820.00 | 594.99 |
| 22 | S227 | 8760.00 | 594.99 |
| 23 | S226 | 8700.00 | 594.99 |
| 24 | S225 | 8640.00 | 594.99 |
| 25 | S224 | 8580.00 | 594.99 |
| 26 | S223 | 8520.00 | 594.99 |
| 27 | S222 | 8460.00 | 594.99 |
| 28 | S221 | 8400.00 | 594.99 |
| 29 | S220 | 8340.00 | 594.99 |
| 30 | S219 | 8280.00 | 594.99 |
| 31 | S218 | 8220.00 | 594.99 |
| 32 | S217 | 8160.00 | 594.99 |
| 33 | S216 | 8100.00 | 594.99 |
| 34 | S215 | 8040.00 | 594.99 |
| 35 | S214 | 7980.00 | 594.99 |
| 36 | S213 | 7920.00 | 594.99 |
| 37 | S212 | 7860.00 | 594.99 |
| 38 | S211 | 7800.00 | 594.99 |
| 39 | S210 | 7740.00 | 594.99 |
| 40 | S209 | 7680.00 | 594.99 |
| 41 | S208 | 7620.00 | 594.99 |
| 42 | S207 | 7560.00 | 594.99 |
| 43 | S206 | 7500.00 | 594.99 |
| 44 | S205 | 7440.00 | 594.99 |
| 45 | S204 | 7380.00 | 594.99 |
| 46 | S203 | 7320.00 | 594.99 |
| 47 | S202 | 7260.00 | 594.99 |
| 48 | S201 | 7200.00 | 594.99 |
| 49 | S200 | 7140.00 | 594.99 |
| 50 | S199 | 7080.00 | 594.99 |
| 51 | S198 | 7020.00 | 594.99 |
| 52 | S197 | 6960.00 | 594.99 |
| 53 | S196 | 6900.00 | 594.99 |
| 54 | S195 | 6840.00 | 594.99 |
| 55 | S194 | 6780.00 | 594.99 |
| 56 | S193 | 6720.00 | 594.99 |
| 57 | S192 | 6660.00 | 594.99 |
| 58 | S191 | 6600.00 | 594.99 |
| 59 | S190 | 6540.00 | 594.99 |
| 60 | S189 | 6480.00 | 594.99 |
| 61 | S188 | 6420.00 | 594.99 |
| 62 | S187 | 6360.00 | 594.99 |
| 63 | S186 | 6300.00 | 594.99 |
| 64 | S185 | 6240.00 | 594.99 |
| 65 | S184 | 6180.00 | 594.99 |
| 66 | S183 | 6120.00 | 594.99 |
| 67 | S182 | 6060.00 | 594.99 |
| 68 | S181 | 6000.00 | 594.99 |
| 69 | S180 | 5940.00 | 594.99 |
| 70 | S179 | 5880.00 | 594.99 |


| No. | PAD Name | X [ $\mu \mathrm{m}$ ] | Y [ $\mu \mathrm{m}$ ] |
| :---: | :---: | :---: | :---: |
| 71 | S178 | 5820.00 | 594.99 |
| 72 | S177 | 5760.00 | 594.99 |
| 73 | S176 | 5700.00 | 594.99 |
| 74 | S175 | 5640.00 | 594.99 |
| 75 | S174 | 5580.00 | 594.99 |
| 76 | S173 | 5520.00 | 594.99 |
| 77 | S172 | 5460.00 | 594.99 |
| 78 | S171 | 5400.00 | 594.99 |
| 79 | S170 | 5340.00 | 594.99 |
| 80 | S169 | 5280.00 | 594.99 |
| 81 | S168 | 5220.00 | 594.99 |
| 82 | S167 | 5160.00 | 594.99 |
| 83 | S166 | 5100.00 | 594.99 |
| 84 | S165 | 5040.00 | 594.99 |
| 85 | S164 | 4980.00 | 594.99 |
| 86 | S163 | 4920.00 | 594.99 |
| 87 | S162 | 4860.00 | 594.99 |
| 88 | S161 | 4800.00 | 594.99 |
| 89 | S160 | 4740.00 | 594.99 |
| 90 | S159 | 4680.00 | 594.99 |
| 91 | S158 | 4620.00 | 594.99 |
| 92 | S157 | 4560.00 | 594.99 |
| 93 | S156 | 4500.00 | 594.99 |
| 94 | S155 | 4440.00 | 594.99 |
| 95 | S154 | 4380.00 | 594.99 |
| 96 | S153 | 4320.00 | 594.99 |
| 97 | S152 | 4260.00 | 594.99 |
| 98 | S151 | 4200.00 | 594.99 |
| 99 | S150 | 4140.00 | 594.99 |
| 100 | S149 | 4080.00 | 594.99 |
| 101 | S148 | 4020.00 | 594.99 |
| 102 | S147 | 3960.00 | 594.99 |
| 103 | S146 | 3900.00 | 594.99 |
| 104 | S145 | 3840.00 | 594.99 |
| 105 | S144 | 3780.00 | 594.99 |
| 106 | S143 | 3720.00 | 594.99 |
| 107 | S142 | 3660.00 | 594.99 |
| 108 | S141 | 3600.00 | 594.99 |
| 109 | S140 | 3540.00 | 594.99 |
| 110 | S139 | 3480.00 | 594.99 |
| 111 | S138 | 3420.00 | 594.99 |
| 112 | S137 | 3360.00 | 594.99 |
| 113 | S136 | 3300.00 | 594.99 |
| 114 | S135 | 3240.00 | 594.99 |
| 115 | S134 | 3180.00 | 594.99 |
| 116 | S133 | 3120.00 | 594.99 |
| 117 | S132 | 3060.00 | 594.99 |
| 118 | S131 | 3000.00 | 594.99 |
| 119 | S130 | 2940.00 | 594.99 |
| 120 | S129 | 2880.00 | 594.99 |
| 121 | S128 | 2820.00 | 594.99 |
| 122 | S127 | 2760.00 | 594.99 |
| 123 | S126 | 2700.00 | 594.99 |
| 124 | S125 | 2640.00 | 594.99 |
| 125 | S124 | 2580.00 | 594.99 |
| 126 | S123 | 2520.00 | 594.99 |
| 127 | S122 | 2460.00 | 594.99 |
| 128 | S121 | 2400.00 | 594.99 |
| 129 | S120 | 2340.00 | 594.99 |
| 130 | S119 | 2280.00 | 594.99 |
| 131 | S118 | 2220.00 | 594.99 |
| 132 | S117 | 2160.00 | 594.99 |
| 133 | S116 | 2100.00 | 594.99 |
| 134 | S115 | 2040.00 | 594.99 |
| 135 | S114 | 1980.00 | 594.99 |
| 136 | S113 | 1920.00 | 594.99 |
| 137 | S112 | 1860.00 | 594.99 |
| 138 | S111 | 1800.00 | 594.99 |
| 139 | S110 | 1740.00 | 594.99 |
| 140 | S109 | 1680.00 | 594.99 |


| No. | PAD Name | X [ $\mu \mathrm{m}$ ] | Y [ $\mu \mathrm{m}$ ] |
| :---: | :---: | :---: | :---: |
| 141 | S108 | 1620.00 | 594.99 |
| 142 | S107 | 1560.00 | 594.99 |
| 143 | S106 | 1500.00 | 594.99 |
| 144 | S105 | 1440.00 | 594.99 |
| 145 | S104 | 1380.00 | 594.99 |
| 146 | S103 | 1320.00 | 594.99 |
| 147 | S102 | 1260.00 | 594.99 |
| 148 | S101 | 1200.00 | 594.99 |
| 149 | S100 | 1140.00 | 594.99 |
| 150 | S99 | 1080.00 | 594.99 |
| 151 | S98 | 1020.00 | 594.99 |
| 152 | S97 | 960.00 | 594.99 |
| 153 | S96 | 900.00 | 594.99 |
| 154 | S95 | 840.00 | 594.99 |
| 155 | S94 | 780.00 | 594.99 |
| 156 | S93 | 720.00 | 594.99 |
| 157 | S92 | 660.00 | 594.99 |
| 158 | S91 | 600.00 | 594.99 |
| 159 | S90 | 540.00 | 594.99 |
| 160 | S89 | 480.00 | 594.99 |
| 161 | S88 | 420.00 | 594.99 |
| 162 | S87 | 360.00 | 594.99 |
| 163 | S86 | 300.00 | 594.99 |
| 164 | S85 | 240.00 | 594.99 |
| 165 | S84 | 180.00 | 594.99 |
| 166 | S83 | 120.00 | 594.99 |
| 167 | S82 | 60.00 | 594.99 |
| 168 | S81 | 0.00 | 594.99 |
| 169 | S80 | -60.00 | 594.99 |
| 170 | S79 | -120.00 | 594.99 |
| 171 | S78 | -180.00 | 594.99 |
| 172 | S77 | -240.00 | 594.99 |
| 173 | S76 | -300.00 | 594.99 |
| 174 | S75 | -360.00 | 594.99 |
| 175 | S74 | -420.00 | 594.99 |
| 176 | S73 | -480.00 | 594.99 |
| 177 | S72 | -540.00 | 594.99 |
| 178 | S71 | -600.00 | 594.99 |
| 179 | S70 | -660.00 | 594.99 |
| 180 | S69 | -720.00 | 594.99 |
| 181 | S68 | -780.00 | 594.99 |
| 182 | S67 | -840.00 | 594.99 |
| 183 | S66 | -900.00 | 594.99 |
| 184 | S65 | -960.00 | 594.99 |
| 185 | S64 | -1020.00 | 594.99 |
| 186 | S63 | -1080.00 | 594.99 |
| 187 | S62 | -1140.00 | 594.99 |
| 188 | S61 | -1200.00 | 594.99 |
| 189 | S60 | -1260.00 | 594.99 |
| 190 | S59 | -1320.00 | 594.99 |
| 191 | S58 | -1380.00 | 594.99 |
| 192 | S57 | -1440.00 | 594.99 |
| 193 | S56 | -1500.00 | 594.99 |
| 194 | S55 | -1560.00 | 594.99 |
| 195 | S54 | -1620.00 | 594.99 |
| 196 | S53 | -1680.00 | 594.99 |
| 197 | S52 | -1740.00 | 594.99 |
| 198 | S51 | -1800.00 | 594.99 |
| 199 | S50 | -1860.00 | 594.99 |
| 200 | S49 | -1920.00 | 594.99 |
| 201 | S48 | -1980.00 | 594.99 |
| 202 | S47 | -2040.00 | 594.99 |
| 203 | S46 | -2100.00 | 594.99 |
| 204 | S45 | -2160.00 | 594.99 |
| 205 | S44 | -2220.00 | 594.99 |
| 206 | S43 | -2280.00 | 594.99 |
| 207 | S42 | -2340.00 | 594.99 |
| 208 | S41 | -2400.00 | 594.99 |
| 209 | S40 | -2460.00 | 594.99 |
| 210 | S39 | -2520.00 | 594.99 |


| No. | PAD Name | X [ $\mu \mathrm{m}$ ] | Y [ $\mu \mathrm{m}$ ] |
| :---: | :---: | :---: | :---: |
| 211 | S38 | -2580.00 | 594.99 |
| 212 | S37 | -2640.00 | 594.99 |
| 213 | S36 | -2700.00 | 594.99 |
| 214 | S35 | -2760.00 | 594.99 |
| 215 | S34 | -2820.00 | 594.99 |
| 216 | S33 | -2880.00 | 594.99 |
| 217 | S32 | -2940.00 | 594.99 |
| 218 | S31 | -3000.00 | 594.99 |
| 219 | S30 | -3060.00 | 594.99 |
| 220 | S29 | -3120.00 | 594.99 |
| 221 | S28 | -3180.00 | 594.99 |
| 222 | S27 | -3240.00 | 594.99 |
| 223 | S26 | -3300.00 | 594.99 |
| 224 | S25 | -3360.00 | 594.99 |
| 225 | S24 | -3420.00 | 594.99 |
| 226 | S23 | -3480.00 | 594.99 |
| 227 | S22 | -3540.00 | 594.99 |
| 228 | S21 | -3600.00 | 594.99 |
| 229 | S20 | -3660.00 | 594.99 |
| 230 | S19 | -3720.00 | 594.99 |
| 231 | S18 | -3780.00 | 594.99 |
| 232 | S17 | -3840.00 | 594.99 |
| 233 | S16 | -3900.00 | 594.99 |
| 234 | S15 | -3960.00 | 594.99 |
| 235 | S14 | -4020.00 | 594.99 |
| 236 | S13 | -4080.00 | 594.99 |
| 237 | S12 | -4140.00 | 594.99 |
| 238 | S11 | -4200.00 | 594.99 |
| 239 | S10 | -4260.00 | 594.99 |
| 240 | S9 | -4320.00 | 594.99 |
| 241 | S8 | -4380.00 | 594.99 |
| 242 | S7 | -4440.00 | 594.99 |
| 243 | S6 | -4500.00 | 594.99 |
| 244 | S5 | -4560.00 | 594.99 |
| 245 | S4 | -4620.00 | 594.99 |
| 246 | S3 | -4680.00 | 594.99 |
| 247 | S2 | -4740.00 | 594.99 |
| 248 | S1 | -4800.00 | 594.99 |
| 249 | Dummy | -4860.00 | 594.99 |
| 250 | Dummy | -4920.00 | 594.99 |
| 251 | Dummy | -4980.00 | 594.99 |
| 252 | Dummy | -5040.00 | 594.99 |
| 253 | Dummy | -5100.00 | 594.99 |
| 254 | Dummy | -5160.00 | 594.99 |
| 255 | Dummy | -5220.00 | 594.99 |
| 256 | Dummy | -5280.00 | 594.99 |
| 257 | Dummy | -5340.00 | 594.99 |
| 258 | Dummy | -5400.00 | 594.99 |
| 259 | Dummy | -5460.00 | 594.99 |
| 260 | Dummy | -5520.00 | 594.99 |
| 261 | Dummy | -5580.00 | 594.99 |
| 262 | Dummy | -5640.00 | 594.99 |
| 263 | Dummy | -5700.00 | 594.99 |
| 264 | Dummy | -5760.00 | 594.99 |
| 265 | Dummy | -5820.00 | 594.99 |
| 266 | Dummy | -5880.00 | 594.99 |
| 267 | Dummy | -5940.00 | 594.99 |
| 268 | Dummy | -6000.00 | 594.99 |
| 269 | Dummy | -6060.00 | 594.99 |
| 270 | Dummy | -6120.00 | 594.99 |
| 271 | Dummy | -6180.00 | 594.99 |
| 272 | Dummy | -6240.00 | 594.99 |
| 273 | Dummy | -6300.00 | 594.99 |
| 274 | Dummy | -6360.00 | 594.99 |
| 275 | Dummy | -6420.00 | 594.99 |
| 276 | Dummy | -6480.00 | 594.99 |
| 277 | Dummy | -6540.00 | 594.99 |
| 278 | Dummy | -6600.00 | 594.99 |
| 279 | Dummy | -6660.00 | 594.99 |
| 280 | Dummy | -6720.00 | 594.99 |

Table 2-1. Pad Layout (2/2)

| No. | PADName | X[ $\mu \mathrm{m}$ ] | Y $[\mu \mathrm{m}]$ |
| :---: | :---: | :---: | :---: |
| 281 | Dummy | -6780.00 | 594.99 |
| 282 | Dummy | -6840.00 | 594.99 |
| 283 | BSW O | -6900.00 | 594.99 |
| 284 | BSW O | -6960.00 | 594.99 |
| 285 | GSW O | -7080.00 | 594.99 |
| 286 | GSW O | -7140.00 | 594.99 |
| 287 | RSW O | -7260.00 | 594.99 |
| 288 | RSW O | -7320.00 | 594.99 |
| 289 | EXT3 O | -7440.00 | 594.99 |
| 290 | EXT3 O | -7500.00 | 594.99 |
| 291 | EXT2 O | -7620.00 | 594.99 |
| 292 | EXT2 0 | -7680.00 | 594.99 |
| 293 | EXT1_O | -7800.00 | 594.99 |
| 294 | EXT1_O | -7860.00 | 594.99 |
| 295 | VSS2 | -7980.00 | 594.99 |
| 296 | VSS2 | -8040.00 | 594.99 |
| 297 | VSS2 | -8100.00 | 594.99 |
| 298 | VSS2 | -8160.00 | 594.99 |
| 299 | VSS1 | -8280.00 | 594.99 |
| 300 | VSS1 | -8340.00 | 594.99 |
| 301 | VSS1 | -8400.00 | 594.99 |
| 302 | VSS1 | -8460.00 | 594.99 |
| 303 | VDD2 | -8580.00 | 594.99 |
| 304 | VDD2 | -8640.00 | 594.99 |
| 305 | VDD2 | -8700.00 | 594.99 |
| 306 | VDD2 | -8760.00 | 594.99 |
| 307 | GOE2 0 | -8880.00 | 594.99 |
| 308 | GOE2 O | -8940.00 | 594.99 |
| 309 | GOE2 0 | -9000.00 | 594.99 |
| 310 | GOE2 0 | -9060.00 | 594.99 |
| 311 | GOE1_O | -9180.00 | 594.99 |
| 312 | GOE1_O | -9240.00 | 594.99 |
| 313 | GRLLO | -9360.00 | 594.99 |
| 314 | GRLLO | -9420.00 | 594.99 |
| 315 | GCK O | -9540.00 | 594.99 |
| 316 | GCK O | -9600.00 | 594.99 |
| 317 | GSTB O | -9720.00 | 594.99 |
| 318 | GSTB O | -9780.00 | 594.99 |
| 319 | Dummy | -9840.00 | 594.99 |
| 320 | Dummy | -10677.00 | 594.99 |
| 321 | Dummy | -10737.00 | 594.99 |
| 322 | Dummy | -10797.00 | 594.99 |
| 323 | Dummy | -10788.00 | -607.50 |
| 324 | Dummy | -10688.01 | -607.50 |
| 325 | Dummy | -10588.02 | -607.50 |
| 326 | Dummy | -9879.99 | -607.50 |
| 327 | VSS | -9780.00 | -607.50 |
| 328 | VSS | -9705.00 | -607.50 |
| 329 | VSS | -9630.00 | -607.50 |
| 330 | VSS | -9555.00 | -607.50 |
| 331 | VSS | -9480.00 | -607.50 |
| 332 | VS | -9380.01 | -607.50 |
| 333 | VS | -9305.01 | -607.50 |
| 334 | VS | -9230.01 | -607.50 |
| 335 | VS | -9155.01 | -607.50 |
| 336 | VS | -9080.01 | -607.50 |
| 337 | VGD | -8980.02 | -607.50 |
| 338 | VGD | -8905.02 | -607.50 |
| 339 | VGD | -8830.02 | -607.50 |
| 340 | VGD | -8755.02 | -607.50 |
| 341 | VR | -8655.03 | -607.50 |
| 342 | VR | -8580.03 | -607.50 |
| 343 | VR | -8505.03 | -607.50 |
| 344 | VR | -8430.03 | -607.50 |
| 345 | VDC | -8330.04 | -607.50 |
| 346 | VDC | -8255.04 | -607.50 |
| 347 | VDC | -8180.04 | -607.50 |
| 348 | VDC | -8105.04 | -607.50 |
| 349 | VDC | -8030.04 | -607.50 |
| 350 | VDC | -7955.04 | -607.50 |


| No. | PAD Name | X [ $\mu \mathrm{m}$ ] | Y [ $\mu \mathrm{m}$ ] |
| :---: | :---: | :---: | :---: |
| 351 | VDC | -7880.04 | -607.50 |
| 352 | VDC2 | -7780.05 | -607.50 |
| 353 | VDC2 | -7705.05 | -607.50 |
| 354 | VDC2 | -7630.05 | -607.50 |
| 355 | VDC2 | -7555.05 | -607.50 |
| 356 | VDC2 | -7480.05 | -607.50 |
| 357 | VDC2 | -7405.05 | -607.50 |
| 358 | VDC2 | -7330.05 | -607.50 |
| 359 | C1+ | -7230.06 | -607.50 |
| 360 | C1+ | -7155.06 | -607.50 |
| 361 | C1+ | -7080.06 | -607.50 |
| 362 | C1+ | -7005.06 | -607.50 |
| 363 | C1+ | -6930.06 | -607.50 |
| 364 | C1+ | -6855.06 | -607.50 |
| 365 | C1+ | -6780.06 | -607.50 |
| 366 | C1- | -6680.07 | -607.50 |
| 367 | C1- | -6605.07 | -607.50 |
| 368 | C1- | -6530.07 | -607.50 |
| 369 | C1- | -6455.07 | -607.50 |
| 370 | C1- | -6380.07 | -607.50 |
| 371 | C1- | -6305.07 | -607.50 |
| 372 | C1- | -6230.07 | -607.50 |
| 373 | C2+ | -6130.08 | -607.50 |
| 374 | C2+ | -6055.08 | -607.50 |
| 375 | C2+ | -5980.08 | -607.50 |
| 376 | C2+ | -5905.08 | -607.50 |
| 377 | C2+ | -5830.08 | -607.50 |
| 378 | C2+ | -5755.08 | -607.50 |
| 379 | C2+ | -5680.08 | -607.50 |
| 380 | C2- | -5580.09 | -607.50 |
| 381 | C2- | -5505.09 | -607.50 |
| 382 | C2- | -5430.09 | -607.50 |
| 383 | C2- | -5355.09 | -607.50 |
| 384 | C2- | -5280.09 | -607.50 |
| 385 | C2- | -5205.09 | -607.50 |
| 386 | C2- | -5130.09 | -607.50 |
| 387 | C3+ | -5030.10 | -607.50 |
| 388 | C3+ | -4955.10 | -607.50 |
| 389 | $\mathrm{C}_{+}$ | -4880.10 | -607.50 |
| 390 | C3- | -4780.11 | -607.50 |
| 391 | C3- | -4705.11 | -607.50 |
| 392 | C- | -4630.11 | -607.50 |
| 393 | C4+ | -4530.12 | -607.50 |
| 394 | $\mathrm{C} 4+$ | -4455.12 | -607.50 |
| 395 | C4+ | -4380.12 | -607.50 |
| 396 | C4- | -4280.13 | -607.50 |
| 397 | C4 | -4205.13 | -607.50 |
| 398 | C4- | -4130.13 | -607.50 |
| 399 | C5+ | -4030.14 | -607.50 |
| 400 | C5+ | -3955.14 | -607.50 |
| 401 | C5+ | -3880.14 | -607.50 |
| 402 | C5- | -3780.15 | -607.50 |
| 403 | C5- | -3705.15 | -607.50 |
| 404 | C5- | -3630.15 | -607.50 |
| 405 | DCCLK | -3530.16 | -607.50 |
| 406 | VDD2 | -3430.17 | -607.50 |
| 407 | VDD2 | -3355.17 | -607.50 |
| 408 | VSS1 | -3255.18 | -607.50 |
| 409 | VSS1 | -3180.18 | -607.50 |
| 410 | VSS2 | -3080.19 | -607.50 |
| 411 | VSS2 | -3005.19 | -607.50 |
| 412 | TEST_VCAMP | -2905.20 | -607.50 |
| 413 | TEST_VCAMP | -2830.20 | -607.50 |
| 414 | TEST_COMR | -2730.21 | -607.50 |
| 415 | TEST_COMR | -2655.21 | -607.50 |
| 416 | BGR O | -2555.22 | -607.50 |
| 417 | MNS | -2455.23 | -607.50 |
| 418 | MNS | -2380.23 | -607.50 |
| 419 | Dummy | -2280.24 | -607.50 |
| 420 | Dummy | -2180.25 | -607.50 |


| No. | PADName | X $\mu \mathrm{m}$ ] | $\mathrm{Y}[\mu \mathrm{m}]$ |
| :---: | :---: | :---: | :---: |
| 421 | Dummy | -2080.26 | -607.50 |
| 422 | Dummy | -1980.27 | -607.50 |
| 423 | Dummy | -1880.28 | -607.50 |
| 424 | Dummy | -1780.29 | -607.50 |
| 425 | Dummy | -1680.30 | -607.50 |
| 426 | Dummy | -1580.31 | -607.50 |
| 427 | VCC | -1480.32 | -607.50 |
| 428 | VCC | -1405.32 | -607.50 |
| 429 | VCC | -1330.32 | -607.50 |
| 430 | VCC | -1255.32 | -607.50 |
| 431 | VSS | -1155.33 | -607.50 |
| 432 | VSS | -1080.33 | -607.50 |
| 433 | VSS | -1005.33 | -607.50 |
| 434 | VSS | -930.33 | -607.50 |
| 435 | VSS | -855.33 | -607.50 |
| 436 | STHR | -755.34 | -607.50 |
| 437 | GOE2 I | -655.35 | -607.50 |
| 438 | GOE1 I | -555.36 | -607.50 |
| 439 | GSTB I | -455.37 | -607.50 |
| 440 | GCLKI | -355.38 | -607.50 |
| 441 | STB | -255.39 | -607.50 |
| 442 | AP | -155.40 | -607.50 |
| 443 | POL | -55.41 | -607.50 |
| 444 | TCON | 44.58 | -607.50 |
| 445 | PVOC | 144.57 | -607.50 |
| 446 | OSEL | 244.56 | -607.50 |
| 447 | VCSEL | 344.55 | -607.50 |
| 448 | GAM | 444.54 | -607.50 |
| 449 | MAS/SLV | 544.53 | -607.50 |
| 450 | SCLEG1 | 644.52 | -607.50 |
| 451 | SCLEG0 | 744.51 | -607.50 |
| 452 | CKS | 844.50 | -607.50 |
| 453 | HSEG | 944.49 | -607.50 |
| 454 | VSEG | 1044.48 | -607.50 |
| 455 | PVSS | 1144.47 | -607.50 |
| 456 | EXT3I | 1244.46 | -607.50 |
| 457 | EXT2 I | 1344.45 | -607.50 |
| 458 | EXT1] | 1444.44 | -607.50 |
| 459 | BSW I | 1544.43 | -607.50 |
| 460 | GSW I | 1644.42 | -607.50 |
| 461 | RSW I | 1744.41 | -607.50 |
| 462 | Dummy | 1844.40 | -607.50 |
| 463 | Dummy | 1944.39 | -607.50 |
| 464 | Dummy | 2044.38 | -607.50 |
| 465 | Dummy | 2144.37 | -607.50 |
| 466 | Dummy | 2244.36 | -607.50 |
| 467 | /RESET | 2344.35 | -607.50 |
| 468 | A0 | 2444.34 | -607.50 |
| 469 | CS2 | 2544.33 | -607.50 |
| 470 | CS1 | 2644.32 | -607.50 |
| 471 | SCLK SUB | 2744.31 | -607.50 |
| 472 | SOSUB | 2844.30 | -607.50 |
| 473 | LCDCS | 2944.29 | -607.50 |
| 474 | LCDCS | 3019.29 | -607.50 |
| 475 | SCLK | 3119.28 | -607.50 |
| 476 | SCLK | 3194.28 | -607.50 |
| 477 | SI | 3294.27 | -607.50 |
| 478 | SI | 3369.27 | -607.50 |
| 479 | SO | 3469.26 | -607.50 |
| 480 | SO | 3544.26 | -607.50 |
| 481 | VSYNC | 3644.25 | -607.50 |
| 482 | HSYNC | 3744.24 | -607.50 |
| 483 | HSYNC | 3819.24 | -607.50 |
| 484 | DCK | 3919.23 | -607.50 |
| 485 | DCK | 3994.23 | -607.50 |
| 486 | Dummy | 4094.22 | -607.50 |
| 487 | Dummy | 4194.21 | -607.50 |
| 488 | Dummy | 4294.20 | -607.50 |
| 489 | Dummy | 4394.19 | -607.50 |
| 490 | Dummy | 4494.18 | -607.50 |


| No. | PAD Name | X $\mu \mathrm{m}$ ] | Y [ $\mu \mathrm{m}$ ] |
| :---: | :---: | :---: | :---: |
| 491 | D25 | 4594.17 | -607.50 |
| 492 | D24 | 4694.16 | -607.50 |
| 493 | D23 | 4794.15 | -607.50 |
| 494 | D22 | 4894.14 | -607.50 |
| 495 | D21 | 4994.13 | -607.50 |
| 496 | D20 | 5094.12 | -607.50 |
| 497 | D15 | 5194.11 | -607.50 |
| 498 | D14 | 5294.10 | -607.50 |
| 499 | D13 | 5394.09 | -607.50 |
| 500 | D12 | 5494.08 | -607.50 |
| 501 | D11 | 5594.07 | -607.50 |
| 502 | D10 | 5694.06 | -607.50 |
| 503 | D05 | 5794.05 | -607.50 |
| 504 | D04 | 5894.04 | -607.50 |
| 505 | D03 | 5994.03 | -607.50 |
| 506 | D02 | 6094.02 | -607.50 |
| 507 | D01 | 6194.01 | -607.50 |
| 508 | D00 | 6294.00 | -607.50 |
| 509 | STHL | 6393.99 | -607.50 |
| 510 | STHL | 6468.99 | -607.50 |
| 511 | TESTOUT | 6568.98 | -607.50 |
| 512 | TESTIN4 | 6668.97 | -607.50 |
| 513 | TESTIN3 | 6768.96 | -607.50 |
| 514 | TESTIN2 | 6868.95 | -607.50 |
| 515 | TESTIN1 | 6968.94 | -607.50 |
| 516 | V4 | 7068.93 | -607.50 |
| 517 | V4 | 7143.93 | -607.50 |
| 518 | V3 | 7243.92 | -607.50 |
| 519 | V3 | 7318.92 | -607.50 |
| 520 | V2 | 7418.91 | -607.50 |
| 521 | V2 | 7493.91 | -607.50 |
| 522 | V1 | 7593.90 | -607.50 |
| 523 | V1 | 7668.90 | -607.50 |
| 524 | V0 | 7768.89 | -607.50 |
| 525 | V0 | 7843.89 | -607.50 |
| 526 | Dummy | 7943.88 | -607.50 |
| 527 | Dummy | 8043.87 | -607.50 |
| 528 | Dummy | 8143.86 | -607.50 |
| 529 | Dummy | 8243.85 | -607.50 |
| 530 | Dummy | 8343.84 | -607.50 |
| 531 | Dummy | 8443.83 | -607.50 |
| 532 | Dummy | 8543.82 | -607.50 |
| 533 | COMDCSL | 8643.81 | -607.50 |
| 534 | COMDCIN | 8743.80 | -607.50 |
| 535 | COMDCIN | 8818.80 | -607.50 |
| 536 | VCOMH | 8918.79 | -607.50 |
| 537 | VCOMH | 8993.79 | -607.50 |
| 538 | VCOMH | 9068.79 | -607.50 |
| 539 | VOOMH | 9143.79 | -607.50 |
| 540 | COMDC | 9243.78 | -607.50 |
| 541 | COMDC | 9318.78 | -607.50 |
| 542 | OOMC | 9418.77 | -607.50 |
| 543 | OOMC | 9493.77 | -607.50 |
| 544 | COMC | 9568.77 | -607.50 |
| 545 | OOMC | 9643.77 | -607.50 |
| 546 | COMC | 9718.77 | -607.50 |
| 547 | Dummy | 9818.76 | -607.50 |
| 548 | Dummy | 10588.02 | -607.50 |
| 549 | Dummy | 10688.01 | -607.50 |
| 550 | Dummy | 10788.00 | -607.50 |

## 3. PIN FUNCTIONS

### 3.1 Source Driver Control Pins

(1/2)

| Pin Symbol | Pin Name | Pin Number | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}$ to $\mathrm{S}_{244}$ | Driver output | 248 to 5 | Output | The D/A converted 64-gray-scale analog voltage is output. $\begin{aligned} & \text { OSEL }=\mathrm{L}: \mathrm{S}_{1} \text { to } \mathrm{S}_{244} \\ & \text { OSEL }=\mathrm{H}: \mathrm{S}_{3} \text { to } \mathrm{S}_{242} \end{aligned}$ |
| OSEL | Driver output count switching | 446 | Input | The output count can be selected. When OSEL $=\mathrm{H}$, the unused pins $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{243}, \mathrm{~S}_{244}$ always become $\mathrm{Hi}-\mathrm{Z}$ (high impedance). <br> OSEL = L: 244 outputs <br> OSEL = H: 240 outputs |
| DCK | Dot clock | 484, 485 | Input | Dot clock signal |
| CKS | Dot clock inversion | 452 | Input | Inverts the active level of the dot clock. <br> CKS = L: Low active <br> CKS = H: High active |
| HSYNC | Horizontal sync signal | 482, 483 | Input | Horizontal sync signal input pin. <br> Do not input a width wider than the horizontal period as the width of the HSYNC active level. |
| VSYNC | Vertical sync signal | 481 | Input | Vertical sync signal input pin. |
| HSEG | HSYNC polarity selection | 453 | Input | Selects the active level of the HSYNC signal. <br> HSEG = L: Low active <br> HSEG = H: High active |
| VSEG | VSYNC polarity selection | 454 | Input | Selects the active level of the VSYNC signal. <br> VSEG = L: Low active <br> VSEG = H: High active |
| Doo to D05 | Display data input | 508 to 503 | Input | The display data is input with a width of 18 bits, the gray scale data |
| $\mathrm{D}_{10}$ to $\mathrm{D}_{15}$ |  | 502 to 497 |  | (6 bits) by 3 dots (1 pixels) |
| $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ |  | 496 to 491 |  | Dxo: LSB, Dxs: MSB |
| SCLK | Serial clock input | 475, 476 | Input | Clock pin of serial interface. |
| SO | Serial data output | 479, 480 | Output | Data output pin of serial interface. |
| SI | Serial data input | 477, 478 | Input | Data input pin of serial interface. |
| LCDCS | Serial interface chip select | 473, 474 | Input | Chip select pin of serial interface. |
| SCLEGO, SCLEG1 | Serial clock mode selection | $\begin{aligned} & 451, \\ & 450 \end{aligned}$ | Input | Mode select pin of serial clock. For details, refer to 4. REGISTERS for explanation in serial interface . |
| VCSEL | COM amplitude output fixing signal | 447 | Input | Fixes the VCOM output to L. When not using the VCOM output, set VCSEL to L. <br> VCSEL = L: VCOM output fixed to L <br> VCSEL = H : VCOM signal output in accordance with POL signal |
| GAM | External $\gamma$-usage selection | 448 | Input | When the $\gamma$-correction power supply is input externally, switch GAM to H . If two or more chips are used, be sure to input the $\gamma$ correction power supply externally. <br> Figure 3-1 shows VCOM application example. <br> GAM $=\mathrm{L}$ : External $\gamma$-correction power supply not input <br> $\mathrm{GAM}=\mathrm{H}$ : External $\gamma$-correction power supply input |


| Pin Symbol | Pin Name | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| MAS, /SLV | Master slave control | 449 | Input | When the timing generator is used and 2 chips are connected in cascade, selects use either as master IC or slave IC. <br> When the timing generator is not used, either leave this pin or input a high level. <br> MAS, /SLV = L: Use as slave <br> MAS, /SLV = H: Use as master |
| $\mathrm{V}_{0}-\mathrm{V}_{4}$ | $\gamma$-corrected power supplies | 525 to 516 | Input | These pins input the $\gamma$-corrected power supplies from outside, the relationship below must be observed. Also, be sure to stabilize the gray-scale-level power supply during gray-scale voltage output. $\mathrm{V}_{\mathrm{ss}} \leq \mathrm{V}_{4} \leq \mathrm{V}_{3} \leq \mathrm{V}_{2} \leq \mathrm{V}_{1} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\mathrm{s}}$ |
| VCOMH | Amplitude voltage | 536 to 539 | Output | Outputs the voltage set with the amplitude voltage adjustment D/A converter. |
| COMC | Square wave signal output | 542 to 546 | Output | Outputs the square wave signal obtained through common modulation of $\mathrm{V}_{\text {p-p }}$ voltage $0 \mathrm{~V}-\mathrm{VCOMH}$. |
| COMDC | Common center voltage output | 540, 541 | Output | Outputs the common center voltage. |
| COMDCIN | Common center voltage external input | 534, 535 | Input | Input pin used to input the common center voltage from external. Valid when COMDCSL $=\mathrm{H}$. |
| COMDCSL | Common center voltage external input switch | 533 | Input | Inputs a H level as the common voltage when the voltage input from the COMDCIN pin is used. |
| TCON | Timing generator use/non-use selection | 444 | Input | This pin is used to select whether or not to use the timing generator. <br> TCON $=\mathrm{L}$ : Timing generator used <br> TCON $=\mathrm{H}$ : Timing generator not used |
| /RESET | Reset | 467 | Input | Reset pin. This is the active low signal. |

Figure 3-1. VCOM Application Example


### 3.2 Gate Scan Control Pins

| Pin Symbol | Pin Name | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| GCLK_O | Gate CLK output | 315, 316 | Output | Pin for CLK output to the gate control circuit. |
| GSTB_O | Gate STB output | 317, 318 | Output | Pin for strobe signal fed to gate control circuit |
| GOE1_O | Gate OE1 output | 311, 312 | Output | Pin for OE1 output to gate control circuit |
| GOE2_O | Gate OE2 output | 307 to 310 | Output | Pin for OE2 output to gate control circuit |
| GCLK_I | Gate CLK input | 440 | Input | Input the CLK signal to the gate control circuit, when the timing generator function is not used. The signal input to this pin is output from the GCLK_O via a level shifter. |
| GSTB_I | Gate STB input | 439 | Input | Input the STB signal to the gate control circuit, when the timing generator function is not used. The signal input to this pin is output from the GSTB_O via a level shifter. |
| GOE1_I | Gate OE1 input | 438 | Input | Input the OE1 signal to the gate control circuit, when the timing generator function is not used. The signal input to this pin is output from the GOE1_O via a level shifter. |
| GOE2_I | Gate OE2 input | 437 | Input | Input the OE2 signal to the gate control circuit, when the timing generator function is not used. The signal input to this pin is output from the GOE2_O via a level shifter. |
| GR,/L O | Gate R,/L output | 313, 314 | Output | Pin that outputs $\mathrm{R}, \mathrm{L}$ to the gate control circuit. |

### 3.3 Control Pin for Multiplex Switch, etc.

| Pin Symbol | Pin Name | Pin Name | 1/O | Description |
| :---: | :---: | :---: | :---: | :---: |
| RSW_O | Multiplex control signal output | 287, 288 | Output | Output pin that controls the multiplex switch on the panel. |
| GSW_O |  | 285, 286 | Output |  |
| BSW_O |  | 283, 284 | Output |  |
| EXT1_O | Extension control signal output | 293, 294 | Output | Extension output pin that controls the circuit on the panel. |
| EXT2_O |  | 291, 292 | Output |  |
| EXT3_O |  | 289, 290 | Output |  |
| RSW_I | Multiplex control signal input | 461 | Input | Pin for inputting the signal that controls the multiplex switch on the panel, when the timing generator function is not used. The signal input to this pin is output from the RSW_O pin via a level shifter. |
| GSW_I |  | 460 | Input | Pin for inputting the signal that controls the multiplex switch on the panel, when the timing generator function is not used. The signal input to this pin is output from the GSW_O pin via a level shifter. |
| BSW_I |  | 459 | Input | Pin for inputting the signal that controls the multiplex switch on the panel, when the timing generator function is not used. The signal input to this pin is output from the BSW_O pin via a level shifter. |
| EXT1_I | Extension control signal input | 458 | Input | Pin for inputting the extension signal that controls the circuit on the panel, when the timing generator function is not used. The signal input to this pin is output from the EXT1_O pin via the level shifter. |
| EXT2_I |  | 457 | Input | Pin for inputting the extension signal that controls the circuit on the panel, when the timing generator function is not used. The signal input to this pin is output from the EXT2_O pin via the level shifter. |
| EXT3_I |  | 456 | Input | Pin for inputting the extension signal that controls the circuit on the panel, when the timing generator function is not used. The signal input to this pin is output from the EXT3_O pin via the level shifter. |

3.4 Power Supply Function Control Pin

| Pin Symbol | Pin Name | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{C} 1+/-, \mathrm{C} 2+/-, \\ & \mathrm{C} 3+/-, \mathrm{C} 4+/- \\ & \mathrm{C} 5+/- \\ & \hline \end{aligned}$ | Booster capacitor connection | 359 to 404 | - | Connect the boost capacitor of the DC/DC converter to this pin. Booster ratio is difference on the way of using condenser connection. For details, refer to figure 3-3. |
| VDC2 | DC/DC converter output | 352 to 358 | - | DC/DC converter boost output ( $V_{D C} \times 2$ or $V_{D C} \times 3$ ). This output is the $V_{s}$ and $V_{\text {r }}$ amplifier power supply. The $V_{d c 2}$ boot step is selected with the $V_{c d 2}$ bit. <br> $V_{C D 2}$ bit $=0: V_{D C} \times 2$ <br> $V_{C D 2}$ bit $=1: V_{D C} \times 3$ |
| Vs | Source power supply output | 336 to 332 | - | Source voltage output pin. <br> The Vs output voltage can be changed through the VSELO to VSEL2. |
| MVs | External resistance input | 417, 418 | Input | An external resistance can be input to set any output voltage. <br> EXRV bit $=0$ : Leave open (Internal resistor selection) <br> EXRV bit = 1: Connect external resistor. |
| $V_{R}$ | Reference power supply output | 341 to 344 | - | Gate reference power supply output pin. <br> The Vr output voltage can be changed through the VRSEL to VRSEL2 setting. |
| VDD2 | DC/DC converter output | $\begin{aligned} & 303 \text { to } 306, \\ & 406,407 \\ & \hline \end{aligned}$ | - | DC/DC converter boost output (VGD x 2) |
| V ${ }_{\text {SS1 }}$ | DC/DC converter output | $\begin{aligned} & 299 \text { to } 302, \\ & 408 \text { to } 411 \end{aligned}$ | - | DC/DC converter boost output (VGD $\mathrm{X}-1$ ) |
| V ss | DC/DC converter output | 295 to 298 | - | DC/DC converter boost output (VGD X -2) |
| Vdc | Reference power supply input for source power supply voltage | 345 to 351 | - | Extension pin used to control circuit on panel. |
| $V_{G D}$ | Reference power supply input for gate power supply voltage | 337 to 340 | - | Extension pin used to control circuit on panel. |
| DCCLK | Boost clock input | 405 | Input | Pin used to input boost clock of DC/DC converter. |

Figure 3-2. DC/DC Converter Boost Configuration

$V_{s s 2}: V_{R} x-2$ or $V_{s} x-2$

Figure 3-3. Relationship between Condenser Connection for Booster and Booster Ratio


Figure 3-4. Vs, Amp. Circuit Configuration

3.5 Control Pins when Timing Generator Function Not Used, and Other Pins

| Pin Symbol | Pin Name | Pin Name | I/O |  |
| :--- | :--- | :--- | :--- | :--- |
| STHR | $\begin{array}{l}\text { Right shift start } \\ \text { pulse I/O }\end{array}$ | 436 | I/O | $\begin{array}{l}\text { Start pulse I/O pin during cascade connection. When an H level is read at } \\ \text { the rising edge of CLK, fetching of display data starts. }\end{array}$ |
| STHL | $\begin{array}{l}\text { Left shift start } \\ \text { ln the I/O }\end{array}$ | 509,510 | I/O | $\begin{array}{l}\text { In the of right shift, STHR = input and STHL = output. } \\ \text { In the case of left shift, STHL = input and STHR = output. }\end{array}$ |
| STB | Latch input | 441 | Input | $\begin{array}{l}\text { This is the timing signal at which the contents of the data register are } \\ \text { latched. When an H level is read at the rising edge of CLK, the contents of } \\ \text { the data register are latched and transferred to the D/A converter, and an } \\ \text { analog voltage is output according to the display data. Even after STB } \\ \text { fetch, do not stop CLK because the internal operation is performed using } \\ \text { CLK. At the rising edge of STB, the content of the shift register are } \\ \text { cleared. After one pulse is input at startup, the operation becomes normal. } \\ \text { At the rising edge of STB, the output switch is switched OFF. For the STB } \\ \text { input timing, refer to 5. TIMING GENERATOR NON-USE FUNCTION. }\end{array}$ |
| AP | $\begin{array}{l}\text { Output SW } \\ \text { ON/OFF }\end{array}$ | 442 | Input | $\begin{array}{l}\text { Switches the BIAS circuit ON/OFF and the output switch and amplifier ON. } \\ \text { The period during which AP is H is the amplifier circuit setting period and } \\ \text { the liquid crystal drive period. At the falling edge of AP, the amplifier output } \\ \text { and output switch go ON and liquid crystal driving starts. }\end{array}$ |
| At the rising edge of STB, the output switch is switched to OFF ad the |  |  |  |  |
| output becomes Hi-Z. |  |  |  |  |$\}$

### 3.6 Back Panel LCD Controller Driver Control Pins

| Pin Symbol | Pin Name | Pin Name | I/O |  |
| :--- | :--- | :--- | :--- | :--- |
| /CS1 | Back panel LCD <br> chip select | 470 | Output | Active-low chip select signal to the back panel LCD controller driver. |
| CS2 | Back panel LCD <br> chip select | 469 | Output | Active-high chip select signal to the back panel LCD controller driver. |
| SCLK_SUB | Serial clock to <br> the back panel <br> LCD | 471 | Output | Back panel LCD serial data output. |
| SO_SUB | Outputs serial <br> data to the back <br> panel LCD | 472 | Output | Outputs serial data to the back panel LCD controller driver. |
| A0 | Back panel LCD <br> data/command <br> control | 468 | Output | Controls data/command to the back panel LCD controller driver. |

### 3.7 Other Control Pins

| Pin Symbol | Pin Name | Pin Name | I/O | Description |
| :--- | :--- | :--- | :--- | :--- |
| TESTIN1 to <br> TESTIN4 | TEST input | 515 to 512 | Input | Keep this pin low-level or leave it open. |
| TESTOUT | TEST output | 511 | Output | Leave this pin open. |
| TEST_COM2 | TEST output | 414,415 | Output | Leave this pin open. |
| TEST_VCLAMP | TEST output | 412,413 | Output | Leave this pin open. |
| BGR_O | Hand cap regulator <br> output | 416 | Output | Leave this pin open. |
| PVcc | Power supply for <br> pull-up | 445 | - | This is pull-up power supply for mode setting pin. |
| PVss | Power supply for <br> pull-down | 456 | - | This is pull-down power supply for mode setting pin. |
| Vcc | Logic supply voltage | 427 to 430 | - | 2.2 to 3.6 V |
| Vss | Driver ground | 327 to 331. <br> 431 to 435 | - | Grounding |
| Dummy | Dummy | 1 to 4, <br> 249 to 282, <br> 319 to 326, <br> 419 to 426, <br> 462 to 466, <br> 486 to 490, <br> 526 to 532 | - | Dummy pin |

Caution To avoid latch-up failure, the sequence when turning on the power must be Vcc $\rightarrow$ logic input $\rightarrow$ booster voltage for rising $\rightarrow$ gray-scale power supply ( $\mathrm{V}_{0}-\mathrm{V}_{4}$ ), and the reverse sequence when turning off the power. Follow this sequence during shift periods as well.

## 4. REGISTERS

The $\mu$ PD161831 can set a horizontal period and vertical period by using registers. The serial interface is used to specify a register and set values to it. Figure 4-1 shows a simplified timing chart of the serial interface.

Figure 4-1. Timing Chart of Serial Interface


This serial interface has an 8-bit configuration. Note that it is accessed twice in 8-bit units to set a register.
The first 8 -bit data (A7 to A0 in figure 4-1) is transferred to the "serial interface operation specification register".
The serial interface operation specification register specifies the transfer operation of the next 8 bits (D7 to D0 in figure 4-1). The second 8 -bit data selects a command register or transfers the set value of the command register.
In addition, while writing a setup in command register with the 8 -bit transfer + 8-bit (A7 to A0 + D7 to D0) which selects command register or transferring of 8 bit +8 -bit transfer of readings (A7 to A0 + D7 to D0) (a total of 32 bits), continue making chip select (LCDCS) active.
Table 4-1 indicates the function of the serial interface operation specification register. Table 4-2 shows the register number and register name of each command register. Tables $4-3$ and $4-5$ to $4-24$ describe the function of each command register.
When the timing generator is used, there are three execution patterns for each command: Immediate execution following setting, execution at the line following that where command was set, and execution at the frame following that where command was set. In the case of execution at the next line and execution at the next frame, the concrete command execution timing is as follows.
However, when the timing generator is not used, commands are executed at the first falling edge of DCK following command transmission.


### 4.1 Serial Interface Operation Specification Register

Table 4-1 shows the function of the serial interface operation specification register.

Table 4-1. Function of Serial Interface Operation Specification Register (A7 to A0)

| No. | Bit Name | Function |
| :---: | :--- | :--- |
| A7 | - | - |
| A6 | $\mu$ PD161831/back <br> panel LCD select | This bit specifies whether data D7 to D0 are data for a register of the $\mu$ PD161831 or data for the <br> back panel LCD. If D7 to D0 are data for the back panel LCD, the chip select pins for the back <br> panel LCD (/CS1 $=\mathrm{L}, \mathrm{CS} 2=\mathrm{H})$ are asserted, and data D7 to D0 are output to SUB_SO along <br> with the clock output by SCLK_SUB. <br> $0:$ D7 to D0 are data for a $\mu$ PD161831 register. <br> 1: D7 to D0 are data for the back panel LCD controller driver. |
| A5 | Read/write select | This bit selects whether the transfer of data D7 to D0 is for a read operation or a write operation. <br> Note, however, that in a read operation, only the registers of the $\mu$ PD161831 can be read. <br> For the timing chart of the read operation, refer to 5. TIMING GENERATOR NON-USE <br> FUNCTION. <br> $0:$ D7 to D0 are for a write operation. <br> $1:$ D7 to D0 are for a read operation. |
| A4 | - | - |
| A3 | - | - |
| A2 | - | - |
| A1 | - | Command/data <br> A0 <br> select |

### 4.2 Command Registers

### 4.2.1 Command register list

Table 4-2 lists the command registers.
However, each register is read default value when invalid data leads in unused of timing generator.

Table 4-2. Command Register List (1/2)

| Register No. | D5 to D0 |  |  |  |  |  | Register Name | Default Value | Timing Generator Function |  | Reset |  | Internal Set <br> Timing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D5 | D4 | D3 | D2 | D1 | D0 |  |  | Use | Not used | Command | Hard |  |
| R0 | 0 | 0 | 0 | 0 | 0 | 0 | 65,000/260,000 color select | 00H | 0 | - | 0 | - | F |
| R1 | 0 | 0 | 0 | 0 | 0 | 1 | Horizontal period valid data input start timing | OAH | 0 | - | 0 | - | F |
| R2 | 0 | 0 | 0 | 0 | 1 | 0 | Vertical period valid data input start timing | 02H | 0 | - | 0 | - | F |
| R3 | 0 | 0 | 0 | 0 | 1 | 1 | Horizontal valid pixel data setting | 00H | 0 | - | 0 | - | C |
| R4 | 0 | 0 | 0 | 1 | 0 | 0 | Standby | 00H | 0 | 0 | 0 | - | F |
| R5 | 0 | 0 | 0 | 1 | 0 | 1 | 8-color mode | 00H | 0 | $\bigcirc$ | 0 | - | L |
| R6 | 0 | 0 | 0 | 1 | 1 | 0 | Setting | 02H | 0 | $\Delta 1$ | 0 | Note1 | Note2 |
| R7 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |
| R8 | 0 | 0 | 1 | 0 | 0 | 0 | Amplifier drive period setting | OEH | 0 | - | 0 | - | C |
| R9 | 0 | 0 | 1 | 0 | 0 | 1 | Quarter data function | 00H | 0 | 0 | 0 | - | F |
| R10 | 0 | 0 | 1 | 0 | 1 | 1 | Level shifter voltage setting | OOH | 0 | 0 | 0 | - | C |
| R11 | 0 | 0 | 1 | 1 | 0 | 0 | Common amplitude voltage adjustment D/A converter | OFH | 0 | 0 | 0 | - | C |
| R12 | 0 | 0 | 1 | 1 | 0 | 1 | Common center voltage adjustment D/A converter | 35H | 0 | 0 | 0 | - | C |
| R13, R14 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |
| R15 | 0 | 0 | 1 | 1 | 1 | 1 | Command reset | 00H | 0 | 0 | - | - | C |
| R16 to R23 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |
| R24 | 0 | 1 | 1 | 0 | 0 | 0 | DC/DC operation setting | 00H | 0 | 0 | 0 | 0 | C |
| R25 | 0 | 1 | 1 | 0 | 0 | 1 | DC/DC step setting | 16H | 0 | 0 | 0 | 0 | C |
| R26 | 0 | 1 | 1 | 0 | 1 | 0 | DC/DC oscillation setting | 15H | 0 | 0 | 0 | 0 | C |
| R27 | 0 | 1 | 1 | 0 | 1 | 1 | Regulator output setting | 2AH | 0 | 0 | 0 | 0 | C |
| R28 | 0 | 1 | 1 | 1 | 0 | 0 | LPM setting | OOH | 0 | 0 | 0 | 0 | C |
| R29 to R32 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |
| R33 | 1 | 0 | 0 | 0 | 0 | 1 | DC/DC rise setting | 00H | 0 | 0 | 0 | 0 | C |
| R34, R35 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |

Remarks 1. O: Enabled, -: Disabled, $\Delta 1$ : Only bit 3 disabled, $\Delta 2$ : Only bit 7 enabled
2. The internal set timing is the timing at which the command is enabled.

C: Enabled when command is set
F: Enabled at beginning of frame
L: Enabled at beginning of line

Notes 1. Bit 0 is enabled when line is set. Bit 3 is enabled when frame is set. Al other bits are enabled when command is set.
2. Bits 4 and 5 are enabled when hard reset is performed. All other bits are disabled.

Table 4-2. Command Register List (2/2)

| Register No. | D5 to D0 |  |  |  |  |  | Register Name | Default <br> Value | Timing Generator Function |  | Reset |  | Internal Set Timing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D5 | D4 | D3 | D2 | D1 | D0 |  |  | Use | Not used | Command | Hard |  |
| R36 | 1 | 0 | 0 | 1 | 0 | 0 | RSW_O start timing setting | OFH | 0 | - | 0 | - | C |
| R37 | 1 | 0 | 0 | 1 | 0 | 1 | RSW_O end timing setting | 1DH | 0 | - | 0 | - | C |
| R38 | 1 | 0 | 0 | 1 | 1 | 0 | GSW_O start timing setting | 1EH | 0 | - | 0 | - | C |
| R39 | 1 | 0 | 0 | 1 | 1 | 1 | GSW_O end timing setting | 2 CH | 0 | - | 0 | - | C |
| R40 | 1 | 0 | 1 | 0 | 0 | 0 | BSW_O start timing setting | 2DH | 0 | - | 0 | - | C |
| R41 | 1 | 0 | 1 | 0 | 0 | 1 | BSW_O end timing setting | 3BH | 0 | - | 0 | - | C |
| R42 | 1 | 0 | 1 | 0 | 1 | 0 | EXT1_O start timing setting | OAH | 0 | - | 0 | - | C |
| R43 | 1 | 0 | 1 | 0 | 1 | 1 | EXT1_O end timing setting | OAH | 0 | - | 0 | - | C |
| R44 | 1 | 0 | 1 | 1 | 0 | 0 | EXT2_O start timing setting | OAH | 0 | - | 0 | - | C |
| R45 | 1 | 0 | 1 | 1 | 0 | 1 | EXT2_O end timing setting | OAH | 0 | - | 0 | - | C |
| R46 | 1 | 0 | 1 | 1 | 1 | 0 | EXT3_O start timing setting | OAH | 0 | - | 0 | - | C |
| R47 | 1 | 0 | 1 | 1 | 1 | 1 | EXT3_O end timing setting | OAH | 0 | - | 0 | - | C |
| R48 | 1 | 1 | 0 | 0 | 0 | 0 | EXT1 to EXT3 function setting | 80H | 0 | $\Delta 2$ | 0 | - | C |
| R49 | 1 | 1 | 0 | 0 | 0 | 1 | GOE1 start timing setting | 04H | 0 | - | 0 | - | C |
| R50 | 1 | 1 | 0 | 0 | 1 | 0 | GOE1 end timing setting | 38H | 0 | - | 0 | - | C |
| R51 | 1 | 1 | 0 | 0 | 1 | 1 | Dummy line setting | 00H | 0 | - | 0 | - | F |
| R52, R53 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |
| R54 | 1 | 1 | 0 | 1 | 1 | 0 | COM2, VCLAMP control | 00H | 0 | 0 | 0 | 0 | C |
| R55 | 1 | 1 | 0 | 1 | 1 | 1 | Test mode setting | 00H | 0 | 0 | 0 | - | C |
| R56 to R255 | - | - | - | - | - | - | Use prohibited (Not used) | - | - | - | - | - | - |

Remarks 1. O: Enabled, $-:$ Disabled, $\Delta 1$ : Only bit 3 disabled, $\Delta 2$ : Only bit 7 enabled
2. The internal set timing is the timing at which the command is enabled.

C: Enabled when command is set
F: Enabled at beginning of frame
L: Enabled at beginning of line

Notes 1. Bit 0 is enabled when line is set. Bit 3 is enabled when frame is set. Al other bits are enabled when command is set.
2. Bits 4 and 5 are enabled when hard reset is performed. All other bits are disabled.

### 4.2.2 65,536/262,144 color select register

This register is used to select the number of colors ( 65,536 or 262,144 colors) of one pixel and specify the data transfer mode when 262,144 colors are selected.
If transferring 262,144 colors twice is selected, the time required to transfer the data of one pixel is two times longer than that of the first transfer (if the dot clock frequency is the same). To make the frame frequency for the first transfer and the second transfer the same, therefore, increase the dot clock frequency for the second transfer to twice that of the first transfer.
Note also that the setting of this register is reflected from the operation of the next frame after the register is set.

Table 4-3. 65,536/262,144 Color Select Register (R0)

| Register Set Value | Function |
| :---: | :--- |
| 00 H | 65,536 colors: 16-bit data is transferred once |
| $01 \mathrm{H}^{\text {Note }}$ | 262,144 colors: 12-bit and 6-bit data are transferred twice. |
| $02 \mathrm{H}^{\text {Note }}$ | 262,144 colors: 9 -bit and 9-bit data are transferred twice. |
| 03 H | 262,144 colors: 18-bit data is transferred once |
| $04 \mathrm{H}-\mathrm{FFH}$ | Use prohibited |

Note The $65,536 / 262,144$ color select register cannot be used in mode that do not use the timing generator.

The relationship between each data transfer mode and the display data input pins ( $D_{05}$ to $D_{00}, D_{15}$ to $D_{10}$, and $D_{25}$ to $\mathrm{D}_{20}$ ) is shown in the table below. The data input to $\mathrm{D}_{05}$ to $\mathrm{D}_{00}$ is output during the period while BSW_O is active, and the data input to $\mathrm{D}_{25}$ to $\mathrm{D}_{20}$ is output during the period while RSW_O is active.

However, Red5, Green5, Blue5 in table 4-4 are the data lines needed to input in 8-color mode.

Table 4-4. Relationship Between Data Transfer Mode and Display Data Input Pins ("-" indicates that input data is invalid)

| Display Data Input Pin | 65,536 Colors | 262,144 Colors |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | One transfer, 18-bit | Two transfers, 12-bit + 6-bit |  | Two transfers, 9-bit + 9-bit |  |
|  |  |  | First transfer | Second transfer | First transfer | Second transfer |
| D25 | Red5 | Red5 | Red5 | Blue5 | Red5 | Green2 |
| D24 | Red4 | Red4 | Red4 | Blue4 | Red4 | Green1 |
| D23 | Red3 | Red3 | Red3 | Blue3 | Red3 | Green0 |
| D22 | Red2 | Red2 | Red2 | Blue2 | Red2 | Blue5 |
| D21 | Red1 | Red1 | Red1 | Blue1 | Red1 | Blue4 |
| D20 | - Note | Red0 | - | - | - | - |
| D15 | Green5 | Green5 | Redo | Blue0 | Red0 | Blue3 |
| D14 | Green4 | Green4 | - | - | Green5 | Blue2 |
| D13 | Green3 | Green3 | - | - | Green4 | Blue1 |
| D12 | Green2 | Green2 | Green5 | - | Green3 | Blue0 |
| D11 | Green1 | Green1 | Green4 | - | - | - |
| D10 | Green0 | Green0 | Green3 | - | - | - |
| D05 | Blue5 | Blue5 | Green2 | - | - | - |
| D04 | Blue4 | Blue4 | Green1 | - | - | - |
| D03 | Blue3 | Blue3 | Green0 | - | - | - |
| Do2 | Blue2 | Blue2 | - | - | - | - |
| D01 | Blue1 | Blue1 | - | - | - | - |
| Doo | - Note | Blue0 | - | - | - | - |

Note It is not necessary to input data to the $\mathrm{D}_{20}$ and $\mathrm{D}_{00}$ pins when 65,536 colors are selected, but amplifier output is performed on the assumption that data input to $D_{25}$ and $D_{05}$ is input to $D_{20}$ and $D_{00}$.

### 4.2.3 Horizontal period valid input start timing setting register

This register sets the timing to start inputting the valid data of the horizontal period in HSYNC and VSYNC mode.
It sets the number of dot clocks from the falling edge of the HSYNC signal until the input data becomes valid. If transferring display data twice is selected, set half the number of dot clocks actually needed. Note also that the setting of this register is reflected from the operation of the next frame after the register is set.

Table 4-5. Horizontal Period Valid Input Start Timing Setting Register (R1)

| Register Set Value | Number of Dot Clocks |
| :---: | :---: |
| 00 H | 4 clocks |
| 01 H | 4 clocks |
| $:$ | $:$ |
| 04 H | 4 clocks |
| 05 H | 5 clocks |
| 06 H | 6 clocks |
| 07 H | 7 clocks |
| $:$ | $:$ |
| FDH | 253 clocks |
| FEH | 254 clocks |
| FFH | 255 clocks |

### 4.2.4 Vertical period valid input start timing setting register

This register sets the timing to start inputting the valid data of the vertical period in HSYNC and VSYNC mode. It sets the number of HSYNC from the falling edge of the VSYNC signal until the input data becomes valid. Note also that the setting of this register is reflected from the operation of the next frame after the register is set.

Table 4-6. Vertical Period Valid Input Start Timing Setting Register (R2)

| Register Set Value | Number of HSYNC Signals |
| :---: | :---: |
| 00 H | 2 |
| 01 H | 2 |
| 02 H | 2 |
| 03 H | 3 |
| 04 H | 4 |
| 05 H | 5 |
| 06 H | 6 |
| $:$ | $:$ |
| FDH | 253 |
| FEH | 254 |
| FFH | 255 |

### 4.2.5 Horizontal Valid Pixel Data Register

This register sets the number of valid pixel data during the horizontal period in HSYNC and VSYNC mode. Note also that the setting of this register is reflected from the operation of the next frame after the register is set.

Table 4-7. Horizontal Valid Pixel Data Register (R3)

| Register Set Value | Number of Valid Data |
| :---: | :---: |
| 00 H | 240 |
| 01 H | 244 |
| 02 H | 480 |
| 03 H | 488 |

### 4.2.6 Standby register

This register is used to set or restore from a standby mode. The data set to bits 7 to 1 of this register is ignored.
When a standby command is input, the $\mu$ PD161831 performs white display (source output, and Vss level output by COMC) from the next frame following command output. Following the execution of this command, execute the regulator OFF command and the DC/DC converter OFF for the power supply function. Also when standby is canceled, doing the opposite of when standby is input, execute the normal operation command (R4 = " 0 ") after setting both the DC/DC converter and the regulator to ON.

Table 4-8. Standby Register (R4)

| Bit 0 Set Value | Mode |
| :---: | :---: |
| 0 | Normal operation mode |
| 1 | Standby mode |

### 4.2.7 8-color mode register

This register is used to select the 8 -color mode. The data set to bits 7 to 1 of this register is ignored. The data line that must be input in 8 -color mode differs depending on the selection of the 65,000-color mode and 260,000-color transfer mode. For the actual data line to be used, refer to Table 4-4.

Note that the setting of this register is reflected from the operation of the next line after the register is set.

Table 4-9. 8-Color Mode Register (R5)

| Bit 0 Set Value | Mode |
| :---: | :---: |
| 0 | $65,000 / 260,000$ colors (R0 register is valid) |
| 1 | 8-color mode |

### 4.2.8 Setting register

This register is used to set the low power mode and the direction of scanning. Data set to bits 6 and bit7 of these register are ignored.

Table 4-10. Setting Register (R6)

| Bit Name | Mode |
| :---: | :---: |
| Bit 0 | Adjusts the driver bias current of the $\mu$ PD161831 to enter the low power mode. Since the through rate of the operational amplifier inside the IC changes, be sure to carefully perform panel evaluation. Note that the setting of this bit is reflected from the operation of the next line after the register values are set. <br> Bit $0=0$ : Driver output low power mode <br> Bit $0=1$ : Normal mode |
| Bit 1 | Selects the scanning direction by using the GRL_O and GSTB_O pins. This bit becomes valid as soon as it is set. Therefore, it must be set after gate scanning of one frame has been completed and before scanning of the next frame is started. The setting of this bit is reflected in the operation immediately after the register is set. <br> Bit $1=0$ : Reverse scan (scanning from bottom to top, GRL_O = L output) <br> Bit $1=1$ : Forward scan (scanning from top to bottom, GRL_O = H output) |
| Bit 2 | Selects whether the display data input to the $\mu$ PD161831 is input from $\mathrm{S}_{3}$ to $\mathrm{S}_{242}$, or vice versa. <240 output selection> $\begin{aligned} & \text { Bit2 }=0: S_{242} \rightarrow S_{3} \\ & \text { Bit2 }=1: S_{3} \rightarrow S_{242} \end{aligned}$ <br> <244 output selection> $\begin{aligned} & \text { Bit2 }=0: S_{244} \rightarrow S_{1} \\ & \text { Bit2 }=1: S_{1} \rightarrow S_{244} \end{aligned}$ <br> The relationship between the input data and output pin is as follows: <br> The setting of this bit is reflected in the operation immediately after the register is set. |
| Bit 3 | Selects whether the line or frame is inverted. In the 8-color mode, the power consumption can be further reduced by selecting frame inversion. <br> The setting of this bit is reflected from the operation of the next line after the register is set. <br> Bit $3=0$ : Line inversion <br> Bit $3=1$ : Frame inversion |
| Bit 4 | Performs GOE1 output control. When bit $4=0$, a Low level is forcibly output to GOE1. <br> Bit $4=0$ : Forcible output of low level to GOE1. <br> Bit $4=1$ : Normal operation |
| Bit 5 | Controls ON/OFF switching of square wave output from the COMC pin. <br> Bit $5=0$ : Output Vss level <br> Bit $5=1$ : Output square wave |
| Bit 6, bit 7 | Use prohibited |

### 4.2.9 Amplifier drive period setting register

In the $\mu$ PD161831, the amplifier drive period is set with the horizontal period address count (HCNT) as the driver output. The amplifier drive period set with this register is the drive period of $R, G$, and $B$, respectively, when division by 3 is performed. The amplifier drive start timing is the RGW_O, GSW_O, and BSW_O signal start timing. For detail, refer to figures 4-2 through 4-6.
Note that the setting of this register is reflected to the operation immediately after the register is set. The effective bits of this register are bit 0 to bit 4.
Figure 4-7 indicates how the amplifier of the $\mu$ PD161831 is driven.

Table 4-11. Amplifier Drive Period Setting Register (R8)

| Register Set Value | Horizontal Period Address Count |
| :---: | :---: |
| 00 H | 0 |
| 01 H | 1 |
| 02 H | 2 |
| 03 H | 3 |
| 04 H | 4 |
| $:$ | $:$ |
| 1 DH | 29 |
| 1 EH | 30 |
| 1 FH | 31 |

Figure 4-2. Horizontal Period Amplifier Drive Timing and GCK/GOE1 Signal Output Timing (When line inversion is set: When VSYNC signal is active)


Figure 4-3. Horizontal Period Amplifier Drive Timing and GCK/GOE1 Signal Output Timing (When line inversion is set: Line immediately after VSYNC to valid data input start line)
$\mu$ PD161831 display timing chart <line inversion, 240 outputs, VSYNC width $=1 H$, horizontal period valid data input timing (R1) $=16$, vertical period valid data input timing (R2) $=2$, no dummy line> Line right after VSYNC to valid data input start ling


Figure 4-4. Horizontal Period Amplifier Drive Timing and GCK/GOE1 Signal Output Timing (When line inversion is set: Laid data input start line to GSTB output line)
$\mu \mathrm{PD161831}$ dsplay timing chart dine irversion, 240 outputs, VS SNC width $=1 \mathrm{H}$, horizontal period valid data input timing $(\mathrm{R1})=16$, vertical period valid data input timing $(\mathrm{R2})=2$, no dumy linds Valid data input start line and next line (GSTBoutput) Valid datainput start line


Figure 4-5. Horizontal Period Amplifier Drive Timing and GCK/GOE1 Signal Output Timing (When frame inversion is set, positive polarity)


Figure 4-6. Horizontal Period Amplifier Drive Timing and GCK/GOE1 Signal Output Timing (When frame inversion is set, negative polarity)


The LCD driver circuit of the $\mu$ PD161831 consists of " $\gamma$ resistor", " $\gamma$ select switch", "D/A converter", and "output stage", as shown below. The following amplifier drive period can be selected by using R8, the amplifier drive period setting register.
$\gamma$ resistor : String resistor for $\gamma$ curve
$\gamma$ select switch: Selects $\gamma$ curve during positive pole or negative pole driving
D/A converter : Selects the output voltage level from display data.
Output stage : Consists of a driving amplifier, a switch for voltage hold driving, and an inverter for 8-color display.

Figure 4-7. Output circuit image of Amplifier Drive Operation


### 4.2.10 Quarter data function register

The quarter data function is selected with the bit 0 setting.

Table 4-12. Quarter Data Function Register (R9)

| Bit 0 | Mode |
| :---: | :---: |
| 0 | Normal operation |
| 1 | Quarter data function operation |

When the quarter data function is selected, one pixel of input data is also used as the neighboring 1 pixel of data. The data that is next input externally becomes the pixel data after the neighboring 1-pixel data mentioned above.

Figure 4-8. Quarter Data Function
<Quarter data function selected>

<Normal operation>


Moreover, when the quarter data function is selected, 2 -lines' worth of data output are gate scanned during the horizontal period corresponding to 1 line.

Figure 4-9. Gate Scan Operation when Quarter Data Function is Selected


The horizontal period timing is as follows.

Figure 4-10. Horizontal Period Timing Chart when Quarter Data Function is Selected


As an image, in order to perform display of 240 outputs $\times 320$ lines during normal operation, 240 outputs $\times 640$ lines of data are input, but when the quarter data function is selected, in order to perform display of 240 outputs $\times 320$ lines, just 120 outputs $\times 160$ lines of data can be input.
While display is less fine compared to during normal operation, the input data is just one fourth the amount during normal operation, and transfer data can be reduced during moving picture display.
<Normal operation>
Amount of data required to display 1 screen $=240$ outputs $\times 320$ lines

<Quarter data function selected> Amount of data required to display 1 screen
$=120$ outputs $\times 160$ lines

|  |
| :---: |
| Panel size |
| 240 outputs $\times 320$ lines |

### 4.2.11 Level shifter voltage setting register

Then negative voltage level of the level shifter is set by setting bit 0 and bit1.
The circuit block of the level shifter is divided into the gate control signal side (GCLK_O, GSTB_O, GOE1_O, GOE2_O) and the driver output related signal side (RSW_O, GSW_O, BSW_O, EXT1_O to EXT3_O), and the negative voltage side voltage level can be selected individually for the gate control signal side and the driver output related signal side between either Vss1 and Vss2 with the R11 register.
The data set to bit 1 and bit 2 is ignored. Note that the setting of this register is reflected to the operation immediately after the register is set.

Table 4-13. Level Shifter Voltage Setting Register (R10)

| Bit Name | Mode |
| :---: | :--- |
| Bit 0 | Sets the voltage level on the negative voltage side of the gate output control signals <br> $($ GCLK_O, GSTB_O, GOE1_O, GOE2_O). <br>  <br>  <br>  <br> Bit $0=0:$ Vss2 level <br> Bit $0=1:$ Vss1 level |
| Bit 1 | Sets the voltage level on the negative voltage side of the driver output related signals <br>  <br>  <br> (RSW_O, GSW_O, BSW_O, EXT1_O to EXT3_O) <br>  <br> Bit $1=0:$ Vss2 level <br> Bit $1=1:$ Vss1 level |

### 4.2.12 Common amplitude voltage adjustment $D / A$ converter register

The common amplitude voltage can be selected by setting bit 0 to bit 3 of the R11 register.
The voltage between $(34 / 50)^{*} \mathrm{~V}$ s and $(49 / 50)^{*} \mathrm{~V}$ s is divided by the 4 -bit $\mathrm{D} / \mathrm{A}$ converter. Note that the setting of this register is reflected to the operation immediately after the register is set.

### 4.2.13 Common center voltage adjustment $D / A$ converter register

The common center voltage can be selected by setting bit 0 to bit 6 of the R12 register. The voltage between $0(\mathrm{~V})$ and $0.6^{*} \mathrm{Vs}(\mathrm{V})$ is divided by the 7 -bit $\mathrm{D} / \mathrm{A}$ converter. Note that the setting of this register is reflected to the operation immediately after the register is set.

### 4.2.14 Command reset register

Bit 0 of this register is used to initialize the command register. Data set to bit 1 to bit 7 is ignored. Command reset is automatically cleared after it is set. The setting of this bit is reflected in the operation immediately after the register is set.

Table 4-14. Command Reset Register (R15)

| Bit 0 | Mode |
| :---: | :---: |
| 0 | Normal operation |
| 1 | Command reset |

### 4.2.15 DC/DC operation setting register

The register is used to switch ON/OFF the DC/DC converter controls and switch ON/OFF boosting of each power supply.

Table 4-15. DC/DC Operation Setting Register (R24)

| Bit Name | Mode |
| :---: | :---: |
| $\begin{gathered} \text { Bit 0 } \\ <\text { DCON }> \end{gathered}$ | Controls ON/OFF in DC/DC converter. <br> Bit $0=0$ : DC/DC converter OFF <br> Bit $0=1$ : DC/DC converter ON |
| Bit 1 | Use prohibited |
| $\begin{gathered} \text { Bit } 2 \\ <\mathrm{VD} 2 \mathrm{ON}> \end{gathered}$ | Control ON/OFF in VDD2 booster. <br> Bit $2=0$ : Vod2 booster OFF <br> Bit $2=1$ : VDD2 booster ON |
| $\begin{gathered} \text { Bit } 3 \\ <\mathrm{VDC} 2 \mathrm{ON}> \end{gathered}$ | Control ON/OFF in VDC2 booster. <br> Bit $3=0$ : Vdc2 booster OFF <br> Bit $3=1$ : Vdc2 booster ON |
| $\begin{gathered} \text { Bit } 4 \\ <\mathrm{VS} 1 \mathrm{ON}> \end{gathered}$ | Control ON/OFF in Vssi booster. <br> Bit $4=0$ : Vssi booster OFF <br> Bit $4=1$ : Vss1 booster ON |
| $\begin{gathered} \text { Bit } 5 \\ <\mathrm{VS} 2 \mathrm{ON}> \end{gathered}$ | Control ON/OFF in Vss2 booster. <br> Bit $5=0$ : Vssa booster OFF <br> Bit $5=1$ : Vss2 booster ON |
| Bit 6 <br> <RGONR> | Control ON/OFF in $\mathrm{V}_{\mathrm{R}}$ regulator. <br> Bit $6=0$ : $V_{R}$ regulator OFF <br> Bit $6=1$ : $V_{R}$ regulator $O N$ |
| Bit 7 | Use prohibited |

### 4.2.16 DC/DC step setting register

This register is used to set the boost step, etc., of the DC/DC converter.

Table 4-16. DC/DC Step Setting Register (R25)

| Bit Name | Mode |
| :---: | :---: |
| Bit 0: V ${ }_{\text {cD2 }}$ | Selects the number of boost steps for $V_{D C 2}$. $\begin{aligned} & V_{C D 2}=0: V_{D C 2}=V_{D C} \times 2 \\ & V_{C D 2}=1: V_{D C 2}=V_{D C} \times 3 \end{aligned}$ |
| Bit 1: VMs | Selects the boost mode for $V_{\text {Dc2 }}$. <br> VMs $=0$ : Single boosting mode <br> $\mathrm{VMs}=1$ : Dual boosting mode |
| Bit 2: VRSELO <br> Bit 3: VRSEL1 <br> Bit 4: VRSEL2 | Selects the $V_{R}$ regulator's output voltage. <br> $<\mathrm{VRSELO}=0, \mathrm{VRSEL} 1=0, \mathrm{VRSEL} 2=0>: \mathrm{V}_{\mathrm{R}}=3.0 \mathrm{~V}$ <br> $<$ VRSELO $=1, \mathrm{VRSEL} 1=0$, VRSEL2 $=0>: \mathrm{V}_{\mathrm{R}}=3.5 \mathrm{~V}$ <br> $<\mathrm{VRSELO}=0, \mathrm{VRSEL} 1=1, \mathrm{VRSEL} 2=0>: \mathrm{V}_{\mathrm{R}}=4.0 \mathrm{~V}$ <br> $<\mathrm{VRSELO}=1, \mathrm{VRSEL} 1=1, \mathrm{VRSEL} 2=0>: \mathrm{V}_{\mathrm{R}}=4.5 \mathrm{~V}$ <br> $<$ VRSELO $=0$, VRSEL1 $=0$, VRSEL2 $=1>: V_{R}=4.75 \mathrm{~V}$ <br> $<$ VRSELO $=1, \mathrm{VRSEL} 1=0, \mathrm{VRSEL} 2=1>: \mathrm{V}_{\mathrm{R}}=5.0 \mathrm{~V}$ <br> $<$ VRSELO $=0$, VRSEL1 $=1$, VRSEL2 $=1>: V_{R}=5.25 \mathrm{~V}$ <br> $<$ VRSEL0 $=1, \mathrm{VRSEL} 1=1, \mathrm{VRSEL} 2=1>: \mathrm{V}_{\mathrm{R}}=5.5 \mathrm{~V}$ |
| Bit 5 to bit7 | Use prohibited |

### 4.2.17 DC/DC oscillation setting register

This register is used to set the boost frequency, etc., of the DC/DC converter.

Table 4-17. DC/DC oscillation setting register (R26)

| Bit Name | Mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit 0: FSO <br> Bit 1: FS1 | Selects the VDC2 boost frequency when other an the power supply function low-power mode is selected.$\begin{aligned} & <\mathrm{FSO}=0, \mathrm{FS} 1=0>: \mathrm{fosc} / 2,<\mathrm{FS} 0=1, \mathrm{FS} 1=0>: \mathrm{fosc} / 4 \\ & <\mathrm{FS} 0=0, \mathrm{FS} 1=1>: \mathrm{fosc} / 8,<\mathrm{FS} 0=1, \mathrm{FS} 1=1>: \mathrm{fosc} / 16 \end{aligned}$ |  |  |  |
| Bit 2: FS2 <br> Bit 3: FS3 | Selects the $V_{D D 2}, V_{S S 1}, V_{s s 2}$ boost frequency when other than the low-power supply function power mode is selected.$\begin{aligned} & <\text { FS2 }=0, \text { FS3 }=0>: \text { fosc } / 2,<F S 2=1, F S 3=0>: f f o s c / 4 \\ & <F S 2=0, F S 3=1>: \mathrm{fosc} / 8,<F S 2=1, F S 3=1>: \mathrm{fosc} / 16 \end{aligned}$ |  |  |  |
| Bit 4: CLSO <br> Bit 5: CLS1 <br> Bit 6: CLS2 | Selects the internal oscillation frequency of the DC/DC converter function. $<C L S 0=0, C L S 1=0, C L S 2=0>:$ fosc $=12.5 \mathrm{kHz}$, DCCLK: Open $<C L S 0=1$, CLS1 $=0$, CLS2 $=0>:$ fosc $=15 \mathrm{kHz}$, DCCLK: Open $<C L S 0=0, C L S 1=1, C L S 2=0>:$ fosc $=20 \mathrm{kHz}$, DCCLK: Open $<C L S 0=1, C L S 1=1, C L S 2=0>$ : External clock DCCLK input mode <CLS0 = 0, CLS1 = 0, CLS2 = 1>: External clock DCK 128 cycle mode $<C L S 0=1, C L S 1=0, C L S 2=1>$ : External clock DCK 256 cycle mode |  |  |  |
| Bit 7: FUP | Selects the internal oscillation frequency of the DC/DC converter function. |  |  |  |
|  |  | Internal Oscillation | External DCK 128 Cycles | External DCK 256 Cycles |
|  | FUP = 0 | fosc | DCK/128 | DCK/256 |
|  | FUP $=1$ | fosc $\times 2$ | DCK/64 | DCK/128 |

### 4.2.18 Regulator output setting register

This register is used to switch the regulator ON/OFF, set the output voltage, etc.

Table 4-18. Regulator Output Setting Register (R27)

| Bit Name | Mode |
| :---: | :---: |
| Bit 0: RGON | Controls Vs regulator ON/OFF. <br> RGON $=0$ : $\mathrm{V}_{s}$ regulator OFF <br> RGON = 1: Vs regulator ON |
| Bit 1: VSELO <br> Bit 2: VSEL1 <br> Bit 3: VSEL2 | Selects the $\mathrm{V}_{\mathrm{s}}$ regulator output voltage. <br> $<$ VSELO $=0$, VSEL1 $=0$, VSEL2 $=0>: ~ V s=3.0 \mathrm{~V}$ <br> $<$ VSELO $=1$, VSEL1 $=0$, VSEL2 $=0>: ~ V s=3.5 \mathrm{~V}$ <br> $<$ VSELO $=0$, VSEL1 $=1$, VSEL2 $=0>: V s=4.0 \mathrm{~V}$ <br> $<$ VSELO $=1$, VSEL1 $=1$, VSEL2 $=0>: V_{s}=4.5 \mathrm{~V}$ <br> $<V S E L 0=0, V S E L 1=0, V S E L 2=1>: V_{s}=4.75 \mathrm{~V}$ <br> $<$ VSELO $=1$, VSEL1 $=0$, VSEL2 $=1>: V_{s}=5.0 \mathrm{~V}$ <br> $<\mathrm{VSELO}=0, \mathrm{VSEL1}=1, \mathrm{VSEL2}=1>: \mathrm{V}_{\mathrm{s}}=5.25 \mathrm{~V}$ <br> $<V S E L 0=1, V S E L 1=1, V S E L 2=1>: V$ V $=5.5 \mathrm{~V}$ |
| Bit 4: EXRV | Selects whether to use an external resistor for the $\mathrm{V}_{s}$ regulator. <br> EXRV $=0$ : Internal resistor mode <br> EXRV $=1$ : Connect external resistor to MVs and set voltage to any desired value. |
| Bit 5: ACSO <br> Bit 6: ACS1 | Selects the $V_{R}$ and $V_{S}$ amplifier current. <br> $<A C S 0=0$, ACS1 $=0>$ : Amp. current $=5 \mu \mathrm{~A}$ <br> $<A C S 0=1$, ACS1 $=0>:$ Amp. current $=10 \mu \mathrm{~A}$ <br> $<A C S 0=0, A C S 1=1>:$ Amp. current $=15 \mu \mathrm{~A}$ <br> $<\mathrm{ACSO}=1, \mathrm{ACS} 1=1>$ : Amp. current $=30 \mu \mathrm{~A}$ |
| Bit 7 | Use prohibited |

### 4.2.19 Power supply function LPM setting register

This register is used to set the power supply function low-power mode, etc.

Table 4-19. Power Supply Function LPM Setting Register (R28)

| Bit Name | Mode |
| :---: | :---: |
| Bit 0: LPM | Controls the power supply function low-power mode LPM = 0: Normal mode <br> LPM = 1: Low power mode |
| Bit 1: LFS0 <br> Bit 2: LFS1 | Selects the Vocz boost frequency when the power supply function lowpower mode is selected. $\begin{aligned} & <L F S 0=0, \text { LFS } 1=0>: \text { fosc } / 8,<L F S 0=1, \text { LFS1 }=0>: \text { fosc } / 16 \\ & <L F S 0=0, \text { LFS1 }=1>: \text { fosc/32, <LFS0 = } 1, \text { LFS1 = } 1>: \text { fosc/64 } \end{aligned}$ |
| Bit 3: LFS2 <br> Bit 4: LFS3 | Selects the $V_{\text {DD2, }} V_{s s 1}$, and $V_{s s 2}$ boost frequency when the power supply function low-power mode is selected. $\begin{aligned} & <L F S 2=0, \text { LFS3 }=0>: \text { fosc/8, <LFS2 }=1, \text { LFS3 }=0>: \text { fosc } / 16 \\ & <L F S 2=0, \text { LFS3 }=1>: \text { fosc/32, <LFS2 }=1, \text { LFS3 }=1>: \text { fosc/64 } \end{aligned}$ |
| Bit 5: LACS0 <br> Bit 6: LACS1 | Selects the $V_{R}$ and $V_{s}$ amplifier current. $\begin{aligned} & <\text { LACS0 }=0, \text { LACS1 }=0>: \text { Amp. current }=1.25 \mu \mathrm{~A} \\ & <\text { LACS0 }=1, \text { LACS1 }=0>: \text { Amp. current }=2.5 \mu \mathrm{~A} \\ & <\text { LACS0 }=0, \text { LACS1 }=1>: \text { Amp. current }=5.0 \mu \mathrm{~A} \\ & <\text { LACS0 }=1, \text { LACS1 }=1>: \text { Amp. current }=7.5 \mu \mathrm{~A} \end{aligned}$ |
| Bit 7 | Use prohibited |

### 4.2.20 DC/DC startup setting register

This register is used to set the DC/DC startup time, startup mode, etc.

Table 4-20. DC/DC startup Setting Register (R33)

| Bit Name | Mode |
| :---: | :---: |
| Bit 0: PUPTO <br> Bit 1: PUPT1 | Sets the $V_{D C 2}, V_{D D 2}, V_{S S 1}$, and $V_{S S 2} O N$ time at $D C / D C$ startup. This bit is effective only when $P O N M=1$. For the startup time, refer to table 4-21. |
| Bit 2: DUPFO <br> Bit 3: DUPF1 | Sets the DC/DC operating frequency at DC/DC startup. <br> This bit is effective only when bit $5(\mathrm{PONM})=0$ and bit $4(\mathrm{PON})=1$ are set. <br> <DUPF0 = 0, DUPF1 = 0>: fosc/8, <DUPF0 = 1, DUPF1 = 0>: fosc/16 <br> $<$ DUPF0 $=0$, DUPF1 $=1>$ : fosc/32, $<$ DUPF0 $=1$, DUPF1 $=1>$ : fosc/64 |
| Bit 4: PON | Selects the operating frequency at $\mathrm{V}_{\mathrm{DC} 2}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{S S 1}$, and $\mathrm{V}_{\mathrm{SS}}$ rise at startup. $\mathrm{PONM}=0$ is only valid. PON = 0: Normal operation <br> $\mathrm{PON}=1$ : Rising operation |
| Bit 5: PONM | Selects the DC/DC startup operation's internal sequence and external sequence. <br> PONM $=0$ : External sequence <br> PONM = 1: Internal sequence |
| Bit 6, bit7 | Use prohibited |

Table 4-21. DC/DC Rising Time Selection

| PONM | PON | PUPT0 | PUPT1 | VDC2ON | RGONR | VS1/2ON | VD2ON | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | 0 | 0 | $16 / f o s c$ | $2048 / f o s c$ | $1.5 \times 2048 / \mathrm{fosc}$ | $2.5 \times 2048 / f o s c$ | Use internal sequence |
| 1 | X | 1 | 0 | $16 / \mathrm{fosc}$ | $256 / \mathrm{fosc}$ | $1.5 \times 256 / \mathrm{fosc}$ | $2.5 \times 256 / \mathrm{fosc}$ | Use internal sequence |
| 1 | X | 0 | 1 | $16 / \mathrm{fosc}$ | $512 / \mathrm{fosc}$ | $1.5 \times 512 / \mathrm{fosc}$ | $2.5 \times 512 / \mathrm{fosc}$ | Use internal sequence |
| 1 | X | 1 | 1 | $16 / \mathrm{fosc}$ | $1024 / \mathrm{fosc}$ | $1.5 \times 1024 / \mathrm{fosc}$ | $2.5 \times 1024 /$ fosc | Use internal sequence |
| 0 | 1 | X | X | External input | External input | External input | External input | Use external sequence |
| 0 | 0 | X | X |  |  |  |  | Normal mode |

Remark X: 0 or 1

### 4.2.21 Driver output related control signal registers (R36 to R47)

These registers set the start timing and the end timing of the active period of the RSW_O, GSW_O, BSW_O, EXT1_O to EXT3_O signals, with the clock obtained by dividing a 1 -line horizontal period by 4 as the reference (reference clock of 60 clocks in the case of 1 line consisting of 240 pixels of data). The effective bits of these registers are bit 0 to bit 5, respectively. (Values up to 01 H to 3 BH can be set.)

### 4.2.22 EXT1 to EXT3 function setting register

EXT1_O outputs each line signal at the timing set with R42 and R43, but for EXTR2_O and EXT3_O, the output cycle can be selected depending on the positive polarity and negative polarity of the common. Table $4-22$ shows the concrete details.
Moreover, the RSW_O, BSW_O, GSW_O inverted signals can be selected for EXT1_O to EXT3_O.

Table 4-22. EXT1 to EXT3 Function Setting Register (R48)

| Bit Name | Mode |
| :---: | :---: |
| Bit 0 | Sets the EXT2_O output during line inversion. <br> Bit $0=0$ : Outputs every line <br> Bit $0=1$ : Outputs only line when common is positive. |
| Bit 1 | Sets the EXT2_O output during frame inversion. <br> Bit $1=0$ : Outputs every line <br> Bit $1=1$ : Outputs only the first display line for frames when the common is positive. |
| Bit 2 | Sets the EXT3_O output during line inversion. <br> Bit $2=0$ : Output every line <br> Bit $2=1$ : Output only lines when the common is negative. |
| Bit 3 | Sets the EXT3_O output during frame inversion. <br> Bit $3=0$ : Output every line <br> Bit $3=1$ : Outputs only the first display line for frames when the common is negative. |
| Bit 4 to bit 6 | Use prohibited |
| Bit 7 | Selects the mode for outputting the RSW_O, GSW_O, and BSW_O inverted signals from EXT1_O to EXT3_O. Bit $7=0$ : Executes the operation set to bit 0 to bit 3 . <br> Bit 7 = 1: Outputs the RSW_O, GSW_O, and BSW_O inverted signals from EXT1_O to EXT3_O. <br> EXT1_O =/RSW_O, EXT2_O =/GSW_O, EXT3_O =/BSW O |

### 4.2.23 GOE1 signal setting registers (R49, R50)

These registers set the start timing (R49) and the end timing (R50) of the active period of the GOE1_O signal, with the clock obtained by dividing the 1 -line horizontal period by 4 as the reference (reference clock of 60 clocks in the case of 1 line consisting of 240 pixels of data).

### 4.2.24 Dummy line setting register (R51)

This register is used to set whether to perform dummy output to the first line of a frame. In the case of a dummy line, the data input in the immediately preceding line is output. Refer to figure 4-11 and figure 4-12.

Table 4-23. Dummy Line Setting Register (R51)

| Bit 0 | Mode |
| :---: | :---: |
| 0 | Dummy line |
| 1 | No dummy line |

Figure 4-11. Vertical Period GSTB (Top: No dummy line, bottom: Dummy line)
$\mu$ PD161831 display timing chart <line inversion, 240 output, VSYNC width $=1 \mathrm{H}$, vertical period valid data input timing $(\mathrm{R} 2)=2$ 1) no dummy line

2) dummy line


Figure 4-12. Vertical Period GSTB (Top: No dummy line, bottom: Dummy line)
$\mu$ PD161831 display timing chart <line inversion, 240 output, quarter data function, VSYNC width $=1 \mathrm{H}$, vertical period valid data input timing $(\mathrm{R} 2)=2>$ 1) no dummy line


## 2) dummy line



## 5. TIMING GENERATOR NON-USE FUNCTION

Operation using an external signal without using the on-chip timing generator function is possible by setting the TCON pin (TCON = H).
When the timing generator non-use function is selected, data input is performed using the following pins. The concrete timing chart is shown on the following.

- DCK: Dot clock
- Doo to Do5, $\mathrm{D}_{10}$ to $\mathrm{D}_{15}, \mathrm{D}_{20}$ to $\mathrm{D}_{25}$ : Data bus
- STHR, STHL: Data input start pulse
- STB: Data latch input
- AP: Amplifier drive period control
- POL: Polarity inversion signal

However, the serial interface can be used, and the common and power supply settings performed with the serial interface.
Moreover, when the timing generator non-use function is selected, instead of generating signals through the on-chip timing generator for GCLK_O, GSTB_O, GOE1_O, GOE2_O, RSW_O, GSW_O, BSW_O, and EXT1_O to EXT3_O signals, the signals input from the GCLK_I, GSTB_I, GOE1_I, GOE2_I, RSW_I, GSW_I, BSW_I, and EXT1_I to EXT3_I are output via a level shifter.
The signals input to RSW_I, GSW_I, and BSW_I are also used as the amplifier output timing.
The level shifter circuit block is divided into the gate control signal side and the driver output related signal side, and it is possible to individually select the negative voltage side voltage level individually from Vss2 and Vss3 at the gate control signal side and the driver output-related signal side. (Refer to 4.2.12 Common amplitude voltage adjustment D/A converter register.)


## 6. INTERFACE

### 6.1 RGB Interface

The RGB interface has the following two modes:

- HSYNC, VSYNC mode

Each mode is explained below.

### 6.1.1 HSYNC, VSYNC mode

This mode is used to input display data from the DCK, HSYNC, VSYNC, Do5 to Do0, D15 to D10, and D25 to D20 pins. In this mode, the value set to the R3 register is valid as the number of valid data in the horizontal period. Figure 6-1 shows the timing chart.
Input at least 1 dot clock for the front porch period.

Figure 6-1. Timing Chart in HSYNC, VSYNC Mode (When CKS = L, HSEG = L, VSES = L)


Note tve = vertical back porch period thB $=$ horizontal back porch period

### 6.2 Serial Interface

The $\mu$ PD161831 uses an 8-bit serial interface to set registers related to the horizontal period and vertical period from the MCU, and control the timing of outputting strobe signals to the gate driver.
In addition, the back panel LCD controller driver can also be controlled.

### 6.2.1 Serial interface between MCU and $\mu$ PD161831

The serial interface between MCU and $\mu$ PD161831 can acknowledge serial data input (SI), serial clock input (SCLK), and serial data output (SO) if the chip select signal (LCDCS) is active (LCDS = H). This interface supports SPI, and its relationship with the valid edge of the serial clock and the active level of the serial clock can be set by using the SCLEG0 and SCLEG1 pins.

Table 6-1. Relationship between Serial Clock and Data

| Pin Name |  | Active Level of Serial Clock | Input Timing of Serial Data | Output Timing of Serial Data |
| :---: | :---: | :--- | :--- | :--- |
| SCLEG1 | SCLEG0 |  | Rising edge of serial clock | Falling edge of serial clock |
| L | L | Low level | Falling edge of serial clock | Rising edge of serial clock |
| L | H | Low level | Falling edge of serial clock | Rising edge of serial clock |
| H | L | High level | Rising edge of serial clock | Falling edge of serial clock |
| H | H | High level |  |  |

Figure 6-2 shows the signal chart of the serial interface.

Figure 6-2. Serial Interface Signal Chart


Remarks 1. " $\uparrow$ " indicates the timing of reading data.
2. If the chip is not active, the shift register and counter are reset to the default status.
3. When wiring SCL, the influence of terminal reflection and external noise due to the wiring length must be taken into consideration. It is recommended to confirm the operation on the actual system.

Figures 6-3 and 6-4 show the relationship between the read/write operation and the SCLEG0 and SCLEG1 pins setting.
A read or write operation is specified by a command. When a read operation is specified by a command (A5 bit = 1), the 8 -bit data transferred next is read. Figure 6-4 gives a specific example. Be aware that the SO pin becomes Hi-Z at all times other than when data is output.

Figure 6-3. Serial Interface Signal Chart (Write sequence)

<SCLEG0 = L, SCLEG1 = H>


Figure 6-4. Serial Interface Signal Chart (Read Sequence)

<SCLEG0 = H, SCLEG1 = L>

<SCLEG0 $=\mathrm{H}, \mathrm{SCLEG} 1=\mathrm{H}>$


### 6.2.2 Serial interface between $\mu$ PD161831 and back panel LCD Controller Driver

This 8-bit serial interface is used to control the back panel LCD.
When a function to transfer data to the back panel LCD is selected by a command ( A 6 bit $=1$ ), the chip select signals (/CS1 and CS2) for the back panel LCD are asserted. When data is input from the SCLK and SI pins to transfer parameters and data, the polarity of the back panel LCD clock (SCLK_SUB) is the low level (high-level start) and data is output from the back panel serial data output line (SO_SUB) at the falling edge of the clock, regardless of the polarity and edge specification of the clock input to SCLK.
Bit $A 0$ of the command can be used to specify the level to be output to the AO pin. If "command specification" is specified by the $A 0$ bit ( A 0 bit $=0$ ), the A0 pin outputs a low level when the data of the parameter \& data register is transferred. If "parameter setting" is specified by the A0 bit (A0 bit = 1 ), the A0 pin outputs a high level when the data of the parameter \& data register is transferred.
This interface can be used even in the standby mode.
The transfer operation is illustrated below.

Figure 6-5. Serial Interface Signal Chart (Access to Back Panel LCD, SCLEG0 = SCLEG1 = H)


This interface is effective in the following cases:

- When an access to the back panel LCD controller driver is to be (or must be) made by the serial interface.
- If the specifications of the internal serial interface of the MCU in the set differ from the specifications of the back panel LCD controller driver.
(Even if the serial interface of the MCU does not start when the serial clock is high, output data at the falling edge of the clock, and input data at the rising edge of the clock (frequently used specifications), the serial interface of the $\mu$ PD161831 supports SPI and any input).

An example where the back panel serial interface is necessary is given below.

Figure 6-6. Example Where Back Panel Serial Interface Is Necessary


## 7. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The $\mu$ PD161831 includes a $\gamma$ resistor for normally-black support. The relationship between the input data and the output voltage is shown in figure 7-2.
Any 3 major points $\mathrm{V}_{1}$ - $\mathrm{V}_{3}$ from the LCD panel $\gamma$-characteristics curve can be used as the external power supplies. The relation $\mathrm{V}_{0}-\mathrm{V}_{4}$ external power supplies and $\gamma$ correction resistance is shown in table $7-1$, figure $7-1$.

Table 7-1. Relationship between External Power Supplies and $\gamma$ Correct Voltage and Resistance

| Pin Name | Voltage $(\mathrm{V})$ | Resistance $(\Omega)$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{s}}$ | T.B.D. |
| $\mathrm{V}_{1}$ | $0.7 \times \mathrm{V}_{\mathrm{s}}$ | T.B.D. |
| $\mathrm{V}_{2}$ | $0.5 \times \mathrm{V}_{\mathrm{s}}$ | T.B.D. |
| $\mathrm{V}_{3}$ | $0.3 \times \mathrm{V}_{\mathrm{s}}$ | T.B.D. |
| $\mathrm{V}_{4}$ | 0 | T.B.D. |

Figure 7-1. Relationship between External Power Supplies and $\gamma$ Correction Resistance


External power supply pins $\mathrm{V}_{0}-\mathrm{V}_{4}$ can be customized at any place of the $\gamma$ correction voltage. The string resistance between Vss-Vs that generates the $\gamma$ correction voltage is divided by 250 , from which the desired voltage can be selected and the $\gamma$ correction voltage can be customized. In addition, positive or negative polarity can also be selected for each $\gamma$ correction voltage.

Table 7-2. Relationship between Input Data and Output Voltage Value T.B.D.

Figure 7-2. Relationship between Positive/Negative Polarity and Data Output
T.B.D.

## 8. CONNECTION OF $\gamma$ CORRECTION RESISTOR TO POWER SUPPLY AND GND PINS

Connection of the $\gamma$ correction resistors of the $\mu$ PD161831, $\gamma$ correction resistor power supplies $\left(\mathrm{V}_{0}-\mathrm{V}_{4}\right)$ is shown below.
Depending on the setting of the GAM pin, the maximum and minimum potential of the $\gamma$ correction resistors can be changed between $\mathrm{Vs}_{\mathrm{s}}-\mathrm{V}_{\mathrm{ss}}$ and $\mathrm{V}_{0}-\mathrm{V}_{4}$.

Figure 8-1. GAM Pin Function


## 9. $\gamma$-CORRECTION POWER SUPPLY CONNECTION EXAMPLE

The $\mu$ PD161831 enables customization of the $\gamma$-correction power supply on both the positive and negative polarity sides (For details, refer to 7. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE).
Consequently, a $\gamma$-correction power supply does not have to be input externally when a single source-driver chip is being used in the panel.

Figure 9-1. $\gamma$-Correction Power-Supply Connection Example

Single chip
<Example 1 (GAM = L) >


Multiple chip
<Example 1 (GAM = L)>


## 10. RESET

The $\mu$ PD161831 can be reset by hardware (/RESET pin) or a command (R15 register).
A hardware reset resets all the functions, including the registers except serial interface. A command reset initializes only the registers. Be sure to execute a hardware reset and command reset immediately after power application.
Each reset is explained below.

### 10.1 Hardware Reset

When a hardware reset is input (/RESET = L), reset is performed for the registers listed in table 4-2 and the on-chip hardware function. (Initialization of the serial interface counter is performed from LCDCS.) Therefore, even when the timing generator non-use mode is selected, be sure to input a hardware reset.
While the hardware reset signal is being input (/RESET $=\mathrm{L} \rightarrow \mathrm{H}$ ) and during the period of "VSYNC $\times 20$ " after bit 0 of the R24 register has been set to $1(\mathrm{DCON}=1)$ after the reset was cleared, all the gate outputs are set to OFF, and the charge on the TFT panel pixels is decreased to 0 .
Figure $10-1$ shows the timing between when the hardware reset signal is input and when display output is produced.

Figure 10-1. From Input of Hardware Reset to Display Output


When bit 4 of the R4 register $=0$, GOE1 output continues to be low level even after the "VSYNC $\times 20$ " period has elapsed after bit 0 of the R 24 register is set to 1 ( $\mathrm{DCON}=1$ ).
Moreover, if bit 4 of the R4 register is set to " 1 " before the "VSYNC $\times 20$ " period elapses after bit 0 of the R24 register has been set to ( $D C O N=1$ ), low output is performed from the GOE1 pin until the "VSYNC $\times 20$ " time has elapsed.

### 10.2 Command Reset

A command reset (R15 register) only initializes the registers.

## 11. GOE1 AND GOE2 SIGNALS

The output of the GOE1 and GOE2 signals changes according to the setting of the DCON signal and the input of /RESET and standby.
-GOE1: After DCON is set to 1 (bit 0 of R24 register is set to 1 ), the GOE1 signal outputs a low level for a period of "VSYNC $\times 20$ ", and output of all the gates is switched off.
(All gates are off at power application.)
-GOE2: In standby mode, when $\mathrm{DCON}=0$, GOE2 outputs a low level and output of all the gates is switched on.
(In standby mode, the charge of the panel is discharged.)

Refer to figure 11-1 below for details.

Figure 11-1. GOE1 and GOE2 Signal Output


Regarding the GOE1 signal, the above-described function does not work when the timing generator function is not used, and output enable/disable for the GOE1 signal following reset release can be controlled only with the R6 register.

## 12. POWER SUPPLY ON/OFF SEQUENCE

T.B.D.

## 13. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{Vss}_{1}=\mathrm{V}_{\mathrm{ss} 2}=\mathbf{0} \mathrm{V}$ )

| Parameter | Symbol | Rating | Unit |
| :--- | :--- | :--- | :---: |
| Logic part supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +4.5 | V |
| Driver part supply voltage | $\mathrm{V}_{\mathrm{s}}$ | -0.3 to +6.0 | V |
| Input voltage | $\mathrm{V}_{\mathrm{l}}$ | -0.3 to $\mathrm{V} \mathrm{cc}+0.3$ | V |
| Output voltage | $\mathrm{V}_{\mathrm{o}}$ | -0.3 to $\mathrm{V} \mathrm{cc}+0.3$ | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ( $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{V} s \mathrm{ss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic part supply voltage | Vcc |  | 2.2 |  | 3.6 | V |
| Driver part supply voltage | Vs |  | 4.5 | 5.0 | 5.5 | V |
| Booster reference power supply | Voc |  | 2.5 |  | 3.6 | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.7 Vcc |  | Vcc | V |
| Low-Level input voltage | VIL |  | 0 |  | 0.3 Vcc | V |
| $\gamma$-corrected voltage | $\mathrm{V}_{0}-\mathrm{V}_{4}$ |  | Vss |  | Vs | V |
| Clock frequency | fclk | V cc $=2.5$ to 5.5 V |  |  | 20 | MHz |
|  |  | $\mathrm{Vcc}=2.2$ to 5.5 V |  |  | 16 | MHz |

$\star$ Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.2$ to $3.6 \mathrm{~V}, \mathrm{Vs}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leak current | IH |  |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | IIL | Except TESTIN1, TESTIN2 | -1.0 |  |  | $\mu \mathrm{A}$ |
| Input current | ІІн2 | TESTIN1, TESTIN2 |  | 1.5 | 5.0 | $\mu \mathrm{A}$ |
| High-level output voltage | Voh | Except COMC, Іон $=-0.1 \mathrm{~mA}$ | Vcc -0.5 |  |  | V |
| Low-level output voltage | VoL | Except COMC, lot $=+0.1 \mathrm{~mA}$ |  |  | 0.5 | V |
| High-level output voltage | Voh2 | COMC, Io = $=-1.0 \mathrm{~mA}$ | T.B.D. |  |  | V |
| Low-level output voltage | Vol2 | COMC, lol $=+1.0 \mathrm{~mA}$ |  |  | T.B.D. | V |
| $\gamma$-correction power-supply <br> static current consumption | $\mathrm{I}_{\gamma}$ | $\mathrm{V}_{0}=5.0 \mathrm{~V}, \mathrm{~V}_{4}=0 \mathrm{~V}(\mathrm{GAM}=\mathrm{L})$ | 115 | 230 | 460 | $\mu \mathrm{A}$ |
| Driver output current (Amp. drive) | Ivor1 | $\mathrm{V}_{\mathrm{s}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=\mathrm{V}_{\mathrm{x}}-1.0 \mathrm{~V}^{\text {Note } 1}$ Input data: 1FH |  | T.B.D. | T.B.D. | mA |
|  | IvoL1 | $\mathrm{V}_{\mathrm{s}}=5.0 \mathrm{~V}, \text { Vout }=\mathrm{V}_{\mathrm{x}}+1.0 \mathrm{~V}^{\text {Note1 }}$ <br> Input data: 20H | T.B.D. | T.B.D. |  | mA |
| Driver output voltage (8-color display mode) | Vонз | V s $=5.0 \mathrm{~V}$, $\mathrm{lo}=-100 \mu \mathrm{~A}$ | T.B.D. |  |  | V |
|  | Vol3 | V s $=5.0 \mathrm{~V}, \mathrm{lo}=+100 \mu \mathrm{~A}$ |  |  | T.B.D. | V |
| Output voltage deviation | $\Delta \mathrm{V}$ o |  |  | $\pm 10$ | $\pm 20$ | mV |
| Output voltage range | Vo | RGB data: 00 H to 3 FH | Vss+ 0.05 |  | Vs-0.05 | V |
| COMDC output impedance | Rcomdc | $\mathrm{lo}=-40 \mu \mathrm{~A}$ |  |  | T.B.D. | $\Omega$ |
| Vref input voltage range | Vrefin |  |  |  |  | V |
| VDD1 boost voltage | VDD1 | $\mathrm{IDD} 1=+300 \mu \mathrm{~A}$ | 1.7 Vs |  | 2.0 Vs | V |
| V ${ }_{\text {DC2 }}$ boost voltage 1 | VDC2 | $V_{\text {DC2 }}=L(x 2$ boost $), l_{\text {dc }}=+1.0 \mathrm{~mA}$ | 1.9 VDC |  | 2.0 VDC | V |
| V $\mathrm{DC2}$ boost voltage 2 | VDC2 | $V_{\text {DC2 }}=L(x 3$ boost), $\mathrm{IdC}=+1.0 \mathrm{~mA}$ | 2.8 VDC |  | 3.0 VDC | V |
| Vss2 boost voltage | Vss2 | $\mathrm{Iss2}=-300 \mu \mathrm{~A}$ | -1.0 Vs |  | -0.8 Vs | V |
| Vss3 boost voltage | Vss3 | $\mathrm{Iss} 3=-300 \mu \mathrm{~A}$ | -3.0 Vs |  | -2.7 Vs | V |
| VDD1 output resistance | RVDD1 | $\mathrm{IDD} 1=+300 \mu \mathrm{~A}$ | 1.5 | 3.0 | 5.0 | k $\Omega$ |
| VDC2 output resistance 1 | RVDC21 | $V_{\text {DC2 }}=L(x 2$ boost $), \operatorname{ldc}=+1.0 \mathrm{~mA}$ | 50 | 100 | 200 | $\Omega$ |
| VDC2 output resistance 2 | RVDc22 | $V_{\text {DC2 } 2}=L(x 3$ boost $), \operatorname{ldc}=+1.0 \mathrm{~mA}$ | 100 | 200 | 400 | $\Omega$ |
| Vss2 output resistance | RVss2 | $\mathrm{Iss2}=-300 \mu \mathrm{~A}$ | 1 | 2 | 3 | k $\Omega$ |
| V ${ }_{\text {SS3 }}$ output resistance | RVSS3 | Iss3 $=-300 \mu \mathrm{~A}$ | 1.5 | 3.0 | 5.0 | k $\Omega$ |
| Vs output voltage | Vs | No load | 4.5 | 5.0 | 5.5 | V |
| VR output voltage | VR | No load | 4.5 | 5.0 | 5.5 | V |
| Vs output resistance | RVs | $\mathrm{V}_{\mathrm{DC} 2}=6.0 \mathrm{~V}, \mathrm{Is}=+1.0 \mathrm{~mA}, \mathrm{~V}=5.0 \mathrm{~V}$ |  | 30 | 60 | $\Omega$ |
| VR output resistance | RVR | $\mathrm{V}_{\mathrm{DC} 2}=6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{R}}=+1.0 \mathrm{~mA}, \mathrm{~V}=5.0 \mathrm{~V}$ |  | T.B.D. | T.B.D. | $\Omega$ |
| Logic part static current consumption | Icc1 | No load, standby mode |  |  | 10 | $\mu \mathrm{A}$ |
| Logic part dynamic current consumption | Icc2 | No load ${ }^{\text {Note2 }}$ |  | 0.6 | 0.9 | mA |
| Driver part static current consumption | ldc1 | No load, $\mathrm{V}_{\mathrm{DC}}=2.8 \mathrm{~V}$, standby mode |  | T.B.D. | T.B.D. | $\mu \mathrm{A}$ |
| Driver part dynamic current consumption | IdC2 | No load, $\mathrm{V}_{\mathrm{DC}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=5.0 \mathrm{~V}$ Note2 |  | 2.6 | T.B.D. | mA |
|  |  | No load, $\mathrm{V}_{\mathrm{DC}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{s}}=5.0 \mathrm{~V}^{\text {Note2 }}$, 8-color mode |  | 1.3 | T.B.D. | mA |

Notes 1. Vx refers to the output voltage of analog output pins $S_{1}$ to $S_{240}$.
Vout refers to the voltage applied to analog output pins $S_{1}$ to $S_{240}$.
2. fclk $=15 \mathrm{MHz}$, STB cycle $=52 \mu \mathrm{~s}$, AP pulse width (each multiplexer switch amplifier driving time) $=10 \mu \mathrm{~s}$, $B A=L$ (low power mode)

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.2$ to $3.6 \mathrm{~V}, \mathrm{Vs}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start pulse delay time | tpLH1 | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 30 | ns |
| Driver output delay time <br> (High power mode, with load) | tPLH2H | $\begin{aligned} & \mathrm{CL}=30 \mathrm{pF}, \mathrm{AP} \uparrow \rightarrow \text { Vout }-100 \mathrm{mV} \text {, } \\ & \text { or Vout }+100 \mathrm{mV} \end{aligned}$ |  |  | 12 | $\mu \mathrm{s}$ |
|  | tPHL2H |  |  |  | 12 | $\mu \mathrm{s}$ |
| Driver output delay time (Low power mode, with load) | tPLH2L | $\begin{aligned} & \mathrm{CL}=30 \mathrm{pF}, \mathrm{AP} \uparrow \rightarrow \text { Vout }-100 \mathrm{mV}^{\text {, }} \\ & \text { or Vout }+100 \mathrm{mV} \end{aligned}$ |  |  | 15 | $\mu \mathrm{s}$ |
|  | tPHL2L |  |  |  | 15 | $\mu \mathrm{s}$ |
| High capacitance | $\mathrm{Cl}_{11}$ | $\mathrm{V}_{0}-\mathrm{V}_{4}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 5 | 15 | pF |
|  | $\mathrm{Cl}_{12}$ | Except for $\mathrm{V}_{0}-\mathrm{V}_{4}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| DC/DC oscillation frequency | fococ | $\mathrm{FS} 0=\mathrm{FS} 1=\mathrm{H}$ | 10 | 15 | 20 | kHz |
| DCCLK input frequency | foccle |  |  | 15 | 50 | kHz |

## RGB interface (1/2)



Note tvb = vertical back porch period tHB $=$ horizontal back porch period

RGB interface (2/2)

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.2$ to $3.6 \mathrm{~V}, \mathrm{Vs}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{~V} s=0 \mathrm{~V}$

| Name |  |  | Symbol | MIN. | TYP. | MAX. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock | Frequency | $\mathrm{V}_{c c} \geq 2.5 \mathrm{~V}$ | 1/tc | T.B.D. | 5.0 | 10.0 | MHz | 200 ns (TYP.) |
|  |  | $\mathrm{Vcc} \geq 2.2 \mathrm{~V}$ | 1/tc | T.B.D. | 5.0 | 8.0 | MHz | 200 ns (TYP.) |
|  | Duty |  | tch/tc | T.B.D. | 0.5 | 0.6 | - | - |
|  | Rise/Fall |  | tcra | - | - | T.B.D. | ns | - |
| Horizontal signal | Cycle |  | th | - | 50.51 | - | $\mu \mathrm{s}$ | 19.8 kHz (TYP.) |
|  |  |  | - | 252 | - | CLK |  |
|  | Display period |  |  | thd | 240 |  |  | CLK | - |
|  | Front porch |  | thF | 1.0 | 3.0 | - | CLK | - |
|  | Pulse width |  | the | 2.0 | 5.0 | - | CLK | - |
|  | Back porch |  | thв | 2.0 | 4.0 | - | CLK | - |
|  | thP + thi (Quarter data function not used) |  |  | 4.0 | T.B.D. | T.B.D. | CLK | - |
|  | thP + thB (Quarter data function used) |  |  | 10.0 | T.B.D. | T.B.D. | CLK | - |
|  | HSYNC setup time |  | thss | T.B.D. | - | - | ns | - |
|  | HSYNC hold time |  | thSH | T.B.D. | - | - | ns | - |
| Vertical signal | Cycle |  | tv | - | 16.67 | - | ms | 60.0 Hz (TYP.) |
|  |  |  |  | T.B.D. | 330 | T.B.D. | H |  |
|  | Front porch |  | tvF | 1.0 | 2.0 | - | H | - |
|  | Pulse width |  | tvp | 1.0 | 5.0 | - | H | - |
|  | Back porch |  | tve | 1.0 | 3.0 | - | H | - |
|  | tvF + tvp + tve |  |  | 4.0 | 10.0 | - | H | - |
|  | VSYNC setup time |  | tvss | T.B.D. | - | - | ns | - |
|  | VSYNC hold time |  | tvSH | T.B.D. | - | - | ns | - |
| Data | Clock - data timing |  | tDH | T.B.D. | - | - | ns | - |
|  | Data - clock timing |  | tos | T.B.D. | - | - | ns | - |

## Serial Interface

- Serial interface between MCU and $\mu$ PD161831 (when SCLEG0 = SCLEG1 = H)

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.2$ to $3.6 \mathrm{~V}, \mathrm{Vs}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$

| Parameter | Symbol | Condition | MIN. | TYP. Note | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | tscyc |  | 150 |  |  | ns |
| SCLK_SUB high-level pulse width | tshw |  | 60 |  |  | ns |
| SCLK_SUB low-level pulse width | tsLw |  | 60 |  |  | ns |
| Data setup time | tsDS |  | 60 |  |  | ns |
| Data hold time | tsoh |  | 60 |  |  | ns |
| CS - SCL time | tcss |  | 90 |  |  | ns |
|  | tcsh |  | 90 |  |  | ns |
| SCLK $\downarrow \rightarrow$ SO output delay time | tsdo |  | T.B.D. |  |  | ns |

Note TYP. values are reference values when $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Remarks 1. The input signal's rise/fall times ( tr and $\mathrm{tt}_{\mathrm{f}}$ ) are rated as 15 ns or less.
2. All timing is rated based on 20 to $80 \%$ of Vcc .

- Serial interface between $\mu$ PD161831 and back panel

$\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.2$ to $3.6 \mathrm{~V}, \mathrm{Vs}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$

| Parameter | Symbol | Condition | MIN. | TYP. Note | MAX. | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Serial clock cycle | tscyc2 |  | T.B.D. |  |  | ns |
| SCLK_SUB high-level pulse width | tsHw2 |  | T.B.D. |  |  | ns |
| SCLK_SUB low-level pulse width | tsLw2 |  | T.B.D. |  |  | ns |
| CS - SCLK_SUB time | tcss2 |  | T.B.D. |  |  | ns |
|  | tcsH2 |  | T.B.D. |  |  | ns |
| SCLK_SUB $\downarrow \rightarrow$ SO_SUB output <br> delay time | tsDD2 |  | T.B.D. |  |  | ns |

Note TYP. values are reference values when $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Remarks 1. The input signal's rise/fall times ( tr and tt ) are rated as 15 ns or less.
2. All timing is rated based on 20 to $80 \%$ of Vcc.

## Timing Requirements When not Using Timing Generator

T.B.D.

Timing Requirements ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.2$ to $3.6 \mathrm{~V}, \mathrm{~V} \mathrm{ss}=0 \mathrm{~V}, \mathrm{tr}_{\mathrm{t}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock pulse width | PWCLK |  | 100 |  |  | ns |
| Clock pulse high time | PWCLK(H) |  | 30 |  |  | ns |
| Clock pulse low time | PWCLK(L) |  | 30 |  |  | ns |
| Data setup time | tsetup1 |  | 20 |  |  | ns |
| Data hold time | thold1 |  | 20 |  |  | ns |
| Start pulse setup time | tsetup2 |  | 20 |  |  | ns |
| Start pulse hold time | thold2 |  | 20 |  |  | ns |
| Start pulse low time | tspL |  | 3 |  |  | CLK |
| Last data timing | tLDT |  | 2 |  |  | CLK |
| CLK - STB time | tclu-stb | CLK $\uparrow \rightarrow$ STB $\uparrow$ | 20 |  |  | ns |
| STB pulse width | PW ${ }_{\text {sti }}$ |  | 40 |  |  | ns |
| Start pulse rising time | tstb-sth | STB $\uparrow \rightarrow$ STH $\uparrow$ | 3 |  |  | CLK |
| STB setup time | tsetup4 |  | 20 |  |  | ns |
| STB hold time | thold |  | 20 |  |  | ns |
| POL - RSW_O个 time | tpol-RSW |  | T.B.D. |  |  | ns |
| AP pulse width (High power mode) | PW ${ }_{\text {APH }}$ |  | T.B.D. |  |  | us |
| AP pulse width (Low power mode) | PW ${ }_{\text {APL }}$ | STB cycle $=40 \mu \mathrm{~s}, \mathrm{CL}=30 \mathrm{pF}$ | T.B.D. |  |  | $\mu \mathrm{s}$ |

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.
(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

