

NTE9672 Integrated Circuit High Threshold Logic (HTL) Quad, 2–Input NAND Gate

Description:

This NTE9672 is a Quad, 2–Input NAND gate with active output pull–up in a 14–Lead DIP style package. The active output arrangement allows the circuit to handle capacitive loads at a higher speed than is obtainable with a passive pullup configuration. Additionally, the impedance in the high state is considerably less, and consequently makes this device more immune to electrical noise. The active output configuration also allows for a more powerful arrangement to interface with discrete components.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Voltage	V _{OL}	I _{OL} = 12mA, V _{IH} = 8.5V, V _{CCL} = 14V	-		1.5	V
	V _{OH}	$I_{OH} = -0.03$ mA, $V_{IL} = 6.5$ V, $V_{CC} = 15$ V, $V_{CCL} = 14$ V	12.5	-	_	V
Short–Circuit Current	I _{SC}	V _{CCH} = 16V	-6.5	-	-15	mA
Reverse Current	I _R	$V_R = 16V, V_{CCL} = 14V$	-	-	2	μΑ
Output Leakage Current	ICEX	V _{CEX} = 16V	-	-	100	μΑ
Forward Current	١ _F	V _F = 1.5V, V _R = 16V, V _{CCH} = 16V	-		-1.2	mA
Power Drain Current Total Device	I _{CCL}	V _{CCH} = 16V	-	-	6	mA
	I _{CCH}		-	-	20	mA
Switching Times	t ₁₋₃₊	I_{OL} =12mA (Pulse In), I_{OH} = -0.03mA (Pulse Out), V _{CC} = 15V	-	-	200	ns
	t ₁₊₃₋		—	-	100	ns

<u>Electrical Characteristics</u>: ($T_A = +25^{\circ}C$ unless otherwise specified)

