

# AKD4516A

## Evaluation board Rev.A for AK4516A

General description


AKD4516A is an evaluation board for the digital stereo audio 16bit A/D and D/A converter, AK4516A. The A/D converter section includes the MIC circuit, the D/A converter section includes the 2nd order LPF. The AKD4516A can evaluate A/D converter and D/A converter separately in addition to loopback mode(A/D → D/A). The A/D converter section can be evaluated by interfacing with AKM's DAC evaluation boards (AKD4324, AKD4321, AKD4320, AKD4319) directly. The AKD4516A has the interface with AKM's wave generator using ROM data and AKM's ADC evaluation boards (AKD5392, AKD5391, AKD5351 and AKD5351). Therefore, it is easy to evaluate the D/A section, The AKD4516A also has the digital audio interface and can achieve the interface with digital audio system via opt-connector. The AK4516A is supplied by a 24pin VSOP. When shipping, the AKD4516A attaches the directly AK4516A to the AKD4516A. But the AKD4516A supplies a 24pin VSOP socket in the Sub-Board by request. Therefore, enables easier evaluation of other AK4516A devices.


■ Ordering Guide

- AKD4516A --- Evaluation board for AK4516A
- AKD4516A Sub-Board --- Evaluation Sub-board for AK4516A


Function

- On-board MIC Input Buffer Circuit
- On-board 2nd order LPF for Analog Output
- On-board clock generator
- Compatible with following 2 types of interface
  - 1) Direct interface with AKM's A/D and D/A converter, and direct interface with a signal generator(AKD43XX) by 10pin Header
  - 2) DIT/DIR with optical input/output
- A BNC connector for an external clock input






Title	AKD4516	
Size	Number	Rev
A3	AK4516	A1
Date	04/13/98	Drawn by T.Suzuki
Filename	AKD4516A.SCH	Sheet 1 of 3



Title AKD4518			
Size A3	Number DIT/DIR	Rev A1	
Date 04/13/98	Drawn by T.Suzuki		
Filename AKD4518A.SCH	Sheet 2 of 3		



Title			AKD4516		
Size	Number		Rev		
A3	Analog I/O		A1		
Date	04/13/98		Drawn by		T.Suzuki
Filename	AKD4516A.SCH		Sheet		3 of 3

■ Input Buffer Circuit

External analog signal fed through the BNC connector is terminated by a resistor of 560 ohms. The resistor value should be properly selected in order to meet the output impedance of the signal source.

The input buffer circuit of LIN1 and RIN1 include inverted-amp of gain1(=0dB) or MIC circuit (inverted-amp of gain 30dB) with mini-jack, and the input buffer circuit can be selected by jumper pins(JP18 and JP19).

\* Please take care of selecting JP18 and JP19 because of a difference in the order of LINE, MIC and OP-AMP.




Figure 1. Input Buffer Circuit on board

※ AKM assumes no responsibility for the trouble when using the circuit examples.

■ Analog Output Circuit

The AK4516A includes a combination of switched-capacitor filter(SCF) and continuous-time filter(CTF) of single-ended output, so any external filters are not required.

Analog signals are output through BNC connectors on the board and the typical output level are about 1.8Vp-p.

When the attenuation of the out-of-band noise is needed, the 2nd order LPF( $f_c=27.7\text{kHz}$ ,  $Q=0.87$ ) with inverted-amp on the board should be used.




Figure 2. Analog filter on board

※ AKM assumes no responsibility for the trouble when using the circuit examples.

■ Grounding and Power Supplies Decoupling

To minimize the coupling by digital noise, decoupling capacitors should be connected to VD and VA respectively. The VA is supplied from analog supply in system and the VD is supplies from VA via 10 ohms. Decoupling capacitors should be connected to AK4516A as near as possible, with the low value ceramic capacitor for VCML, VCMR, VCOM, VA and VD pins being the nearest.

■ Operation sequence

- ① Set up the power supply lines  
 $VA+=VP+=2.5 \sim 3.6V$ ,  $VD+=2.5 \sim 5V$ ,  $AGND=DGND=0V$   
 Each supply line should be distributed from the power unit.  
 The only CS8402 and CS8412 on the board needs  $VD+ \geq 3.4V$ .  
 When changing the voltage of  $VP+$  and  $VD+$ , JP6 should be open.  
 $VA+$  should be powered at the same time or earlier than  $VP+$ .
- ② Set up the evaluation modes and jumper pins. (See the next item)  
 There are many jumper pins to cover many evaluation mode.  
 Please take care of setting.
- ③ Set up the DIP switch (See the next item)  
 Set up the AK4516A and DIT.  
 Please take care of setting.
- ④ Power on  
 The AK4516A should be reset once by bringing  $SW1="L"$  upon power-up.
- ⑤ AK4516A can be reset by  $SW1$  during operation.  
 "L" position resets the device, and the "H" position is for normal operation.

■ The evaluation modes and corresponding jumper pin settings.

1. Evaluation Mode

Applicable Evaluation Mode

- ① Loopback mode (Default)
- ② Using A/D converted data from ideal sine wave generated by ROM data
- ③ Using A/D converted data
- ④ DIR (Optical Link)
- ⑤ Using D/A converted data
- ⑥ DIT (Optical Link)
- ⑦ All interface signals including master clock are fed externally.




Figure 3. Wiring cables corresponded some evaluation modes

① Loopback mode(Default)

Don't connect any one to PORT3 and PORT4. In case of using external clock through a BNC connector, select EXT on JP14(MCLK) and short JP15(XTE).

Corresponding Audio I/F format changes depending on the frequency of BICK

a. BICK=32fs

BICK=32fs corresponds to No.0, No.2, No.3 of Audio I/F format.

b. BICK=64fs

BICK=64fs corresponds to No.1, No.2, No.3 of Audio I/F format.




Figure 4. Jumper Set up (Loopback mode)

② Using A/D converted data from ideal sine wave generated by ROM data

Digital signals generated by AKD43XX are used. PORT3 is used for the interface with AKD43XX.

Master clock is sent from AKD4516A to AKD43XX and LRCK, BCLK, SDTI are done from AKD43XX to AKD4516A. In case of using external clock through a BNC connector, select EXT on JP14(MCLK), short JP15(XTE) and opens JP10(SDO).




Figure 5. Jumper Set up (ROM)

③ Using A/D converted data

It is possible to make evaluation in the form of analog inputs and analog outputs by interfacing with various AKM's A/D evaluation boards (AKD5392, AKD5391, AKD5352, AKD5351) with PORT3. In case of using external clock through a BNC connector, select EXT on JP14(MCLK) and short JP15(XTE). Then JP10(SDO) should be open.




Figure 6. Jumper Set up (A/D)



④ DIR (Optical Link)

PORT4 is used. DIR generates MCLK, BICK and LRCK from the received data through optical connector(TORX176). Used for the evaluation using CD test disk. Nothing should be connected to PORT2 and PORT3. CS8412(DIR) needs the operating voltage of  $VD+ \geq 3.4V$ .




Figure 7. Jumper Set up (DIR)

⑤ Using D/A converted data

It is possible to make evaluation in the form of analog inputs and analog outputs by interfacing with various AKM's D/A evaluation boards (AKD4324, AKD4321, AKD4320, AKD4319) with PORT3. Then JP10(SDO) should be open.




Figure 8. Jumper Set up (D/A)

⑥ DIT (Optical Link)

PORT2 is used. DIT generated SDATA from received data and which is output through optical connector (TOTX176). It is possible to connect AKM's evaluation boards (AKD4324, AKD4321, AKD4320, AKD4319), digital-amplifier and etc. Nothing should be connected to PORT3 and PORT4. This set-up is the same as ④ as it. CS8402(DIT) needs the operating  $VD+ \geq 3.4V$ . SW2 is kept the "H" during normal operation.




Figure 9. Jumper Set up (DIT)

⑦ All interfacing signals including master clock are fed externally.

Under the following set-up, all external signals needed for the AK4516A to operate could be fed through PORT3. In case of interfacing external sources to D/A converter, JP13(SD) should be open. And in case of using A/D data to externally, JP13(SD) is set ADC position. When JP13(SD) is open, the A/D data can be output from the PORT3 at the same time if JP10(SDO) is shortened.





Figure 10. Jumper Set up (EXT)

2. BIT CLOCK(BCLK) set up



[JP9] The bit clock (BCLK) sets up  
32: 32fs, 64: 64fs  
Figure shows 64fs examples.


3. Interface circuit for control registers

The control registers in the AK4516A can be controlled by external uP, printer port of PC via PORT1 (10pin-Header) .

① In case of using printer port for PC

The control registers can be controlled by connecting between PORT1 on the AKD4516A and printer-port of personal computer by using a special cable(10pin Header – 25pin D-Sub). In this case, an interface of 3-wires(connected CDTO to CDTI) can not be done.

The following figure is pin-assignment of the 10pin-Header. Please take care of connecting a cable as there is a sign indicating 1-pin of connector.



The jumper setting is as follows.

- [JP2]: Don't care
- [JP3]: Open
- [JP4][JP5]: PIO

[JP2] Don't care

[JP3] Short:  $\overline{\text{CS}}$  pin is pulled-up by a resistor of 47k ohms.  
This mode is only used to evaluate analog characteristics of the AK4516A.  
Then the AKD4516A can not be controlled by external uP or personal computer.  
Open:  $\overline{\text{CS}}$  pin can be controlled by PORT1 or P1.

[JP4] PIO: A data of CDTO pin is output from PORT1 and P1.  
CDTIO: 3-wires interface can be controlled by connecting CDTI pin to CDTO pin.  
In this case, only PORT1 can be input/output.

[JP5] PIO: A data of CDTI pin is input to PORT1 and P1.  
CDTIO: 3-wires interface can be controlled by connecting CDTI pin to CDTO pin.  
In this case, only PORT1 can be input/output.

#### 4. Jumper set up and explanation

[JP6] Short VD+ and VP+.  
In case of separating VD+ and VP+ supplies, JP6 should be open.

#### ■ The function of the toggle SW

[SW1] Reset the AK4516A. In case of "L" position, AK4516A becomes power-down status. In case of "H" position, AK4516A becomes normal operation.

[SW3] Reset the CS8402. "L" position resets the internal counter of CS8402, then Bi-phase signal is not output. Keep "H" position during normal operation.

#### ■ The indication content for LED

[D3] Monitor VERF pin of the CS8412. LED turns on when some error has occurred to CS8412.

[D4] Indicates whether the input data is pre-emphasized or not. LED turns on when the data is pre-emphasized.

■ DIP switch set up

Confirm the set up of the DIP-SW before evaluation starts. ON means "1", OFF, "0".

1. SW5: Set up the operation modes of the CS8412

Set up the CS8412's(DIR) data format corresponding the serial data interface of the AK4516A.  
Don't forget that JP16(BCF2) should be set up.

No.	PIN	ON	OFF
1	CS12	Rch	Lch
2	M0	Refer to Table 2.	
3	M2		
4	M1		
5	M3		
6	SEL	Normally ON	*1

\*2

\*Be careful of a row of M0-3.

\*1 When "ON", it shows pre-emphasis on EMPH. (LED turns on)

\*2 Select the channel whose status is represented.

Table 1. DIP SW set up of the CS8412.

(Refer to the CS8412 data sheet.)

No.	AK4516A's DIF0 bit	AK4516A's DIF1 bit	AK4516A's SDI(DAC)	SW5-5 M3	SW5-4 M1	SW5-3 M2	SW5-2 M0	JP16 BCF2
0	0	0	LSB, justified	0	0	1	1	R
1	1	0	LSB, justified	0	0	1	1	R
2	0	1	MSB, justified	0	0	0	0	F
3	1	1	IIS compatible	0	1	0	0	R

\*3

\*3 Default

Table 2. Set up Audio Data Format of DIR

(DIF1 and DIF0 bits are changed by the internal register of the AK4516A.)

[JP16:BCF2]: Define the polarity of BICK from outputting CS8412(DIR).

F: BCLK is inverted.

R: BCLK coincides with AK4516A

2. SW4: Set up the operation mode of CS8402(DIT)

Set up the CS8402's(DIT) data format corresponding the serial data interface of the AK4516A.

Don't forget that JP7(BCF1) should be set up.

No.	AK4516A's DIF0 bit	AK4516A's DIF1 bit	AK4516A's SDI(ADC)	SW4-1 M2	SW- 2 M1	SW4-3 M0	JP7 BCF1
0	0	0	MSB, justified	0	0	1	F
1	1	0	LSB, justified	1	0	1	R
2	0	1	MSB, justified	0	0	1	F
3	1	1	IIS compatible	1	0	0	R

\*4

\*5

\*4 Defalut

\*5 JP9(BICK):64fs

Table 3. DIP SW set up of the CS8402(DIT)

(DIF1 and DIF0 bits are changed by the internal register of the AK4516A.)

(Refer to the CS8402 data sheet.)

[JP7:BCF1]: Define the polarity of BCLK from outputting CS8402(DIT).

F: BCLK is inverted.

R: BCLK coincides with AK4516A

3. SW2: This switch sets the C-bit of CS8402. (Default is the consumer mode)

This set up does not affect the evaluation of the AK4516A. In case of using DIT, need to set it up correctly. For more detailed configurations, please refer to the CS8402 data-sheet.

Switch	OFF=0,ON=1	Contents
8	PRO=0	Professional mode, C0=1
6,7	C6,C7	C6,C7 - Sampling frequency
	1 1 1 0 0 1 0 0	00 - Not indicated. Receiver default to 48kHz. 01 - 48kHz 10 - 44.1kHz 11 - 32kHz
5	C9	C8,C9,C10,C11 - 1bit of channel mode
	1 0	0000 - Mode not indicated. Receiver default to 2-channel mode. 0100 - Stereophonic.
4	C1	C1 - Audio mode
	1 0	0 - Normal audio 1 - Not audio
3	TRNPT	Transparent mode *CS8402 is CRE
	0 1	Normal mode Transparent mode
1,2	EM1,EM0	C2,C3,C4 - Encoded audio signal emphasis
	1 1 1 0 0 1 0 0	000 - Emphasis not indicated. Receiver defaults to no emphasis with manual override enable. 100 - None 110 - 50/15usec 111 - CCITT J.17

Table 4. DIP switch set up of CS8402 (Professional mode)

Switch	OFF=0,ON=1	Contents
8	PRO=1	Consumer mode, C0=0 (Default)
7	C2	C2 - Copy
	1	0 - Copy inhibited
Default	0	1 - Copy permitted
6	C3	C3,C4,C5 - Pre-emphasis
Default	1	000 - None
	0	100 - 50/15usec
5	C15	C15 - Generation Status
	1	0 - See the standard
Default	0	1 - See the standard
3,4	FC1,FC0	C24,C25,C26,C27- Sampling frequency
	0 0	0000 - 44.1kHz
Default	0 1	0100 - 48kHz
	1 0	1100 - 32kHz
	1 1	0000 - 44.1kHz, CD mode
1,2	C8,C9	C8-C14 - Category code
Default	1 1	0000000 - General
	1 0	0100000 - PCM encoder/decoder
	0 1	1000000 - CD
	0 0	1100000 - DAT

Table 5. DIP switch set up of CS8402(Consumer mode)

## AK4516A Measurement Result Examples

## ■ Dynamic Characteristics

## [ Measurement conditions ]

- Measurement Unit : Audio Precision, System One
- Sampling frequency(fs) : 44.1kHz
- BCLK : 64fs
- Power Supply : VA+=VP+=3.0V, VD+=4.0V
- Interface : DIT/DIR
- Temperature : Room temperature
- Response : RMS mode

## 1. Analog through mode (PM3-0:09H)

Parameter	Input signal	Measurement Filter	Results
S/(N+D)	1kHz,0dB	20kHzLPF	89.4dB
DR	1kHz,-60dB	20kHzLPF	89.7dB
	1kHz,-60dB	22kHzLPF + A-weight	92.8dB
S/N	1kHz,0dB/GND IN	20kHzLPF	89.7dB
	1kHz,0dB/GND IN	22kHzLPF + A-weight	92.8dB

\* 0dB is full scale of ADC input.

## 2. IPGA + ADC Output

- Bandwidth : 20 ~ 20kHz

Parameter	Input signal	Additional Filter	Results
S/(N+D)	1kHz,-2dB		85.4dB
DR	1kHz,-60dB		86.2dB
S/N	1kHz,0dB/GND IN		86.3dB
	1kHz,0dB/GND IN	A-weight	90.2dB


\* 0dB is full scale of ADC input.

## 3. DAC Output (External filter none)


Parameter	Input signal	Measurement Filter	Results
S/(N+D)	1kHz,0dB	20kHzLPF	86.5dB
DR	1kHz,-60dB	20kHzLPF	87.2dB
	1kHz,-60dB	22kHzLPF + A-weight	89.7dB
S/N	1kHz,0dB/GND IN	20kHzLPF	87.4dB
	1kHz,0dB/GND IN	22kHzLPF + A-weight	90.5dB

## 4. IPGA + ADC → DAC Loopback (External filter none)


Parameter	Input signal	Measurement Filter	Results
S/(N+D)	1kHz,-2dB	20kHzLPF	82.8dB
DR	1kHz,-60dB	20kHzLPF	83.9dB
	1kHz,-60dB	22kHzLPF + A-weight	86.7dB
S/N	1kHz,0dB/GND IN	20kHzLPF	83.4dB
	1kHz,0dB/GND IN	22kHzLPF + A-weight	86.3dB



AKD4516 Rev.A  
EVALUATION BOARD







## IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.