# Low Noise/Low Power



# X9418

# Dual 2-Wire EEPOT<sup>™</sup> Nonvolatile Digital Potentiometer

### FEATURES

- Two EEPOTs in One Package
- Two-Wire Serial Interface
- Hardware Write Protection, WP
- Register Oriented Format

   Direct Read/Write Wiper Position
   Store as Many as Four Positions per Pot
- Power Supplies
- $-V_{CC} = 2.7V$  to 5.5V
- —V+ = 2.7V to 5.5V
- —V- = -2.7V to -5.5V
- Low Power CMOS

   —Standby Current < 1μA</li>
   —Ideal for Battery Operated Applications
- High Reliability
  - -Endurance 100,000 Data Changes per Register
  - -Register Data Retention 100 years
- 8 Bytes of E<sup>2</sup>PROM memory
- 10K Ohm Resistor Array
- Resolution: 64 Taps each Pot
- 24-Pin Plastic DIP, 24-Lead TSSOP and 24-Lead SOIC Packages


### DESCRIPTION

The X9418 integrates two nonvolatile EEPOTs, digitally controlled potentiometers, on a monolithic CMOS microcircuit.

The X9418 contains two resistor arrays, each composed of 63 resistive elements. Between each element and at either end are tap points accessible to the wiper elements. The position of the wiper element on the array is controlled by the user through the two wire serial bus interface.

Each resistor array has associated with it a Wiper Counter Register and four 6 bit data registers that can be directly written and read by the user. The contents of the Wiper Counter Register set the position of the wiper on the resistor array. Power-up recalls the contents of data register R0 to the Wiper Counter Register.

### FUNCTIONAL DIAGRAM



### **PIN DESCRIPTIONS**

# Host Interface Pins

## Serial Clock (SCL)

The SCL input is used to clock data into and out of the X9418.

### Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

### Device Address (A<sub>0</sub>-A<sub>3</sub>)

The Address inputs are used to set the least significant 4 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9418. A maximum of 16 devices may occupy the 2-wire serial bus.

### Potentiometer Pins

 $V_{H} (V_{H0} - V_{H1}), V_{L} (V_{L0} - V_{L1})$ 

The VH and VL inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

### $V_{W} (V_{W0} - V_{W1})$

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.


### Hardware Write Protect Input (WP)

The  $\overline{\mathbf{WP}}$  pin when low prevents nonvolatile writes to the Wiper Counter Registers.

### Analog Supplies V+, V-

The Analog Supplies V+, V- are the supply voltages for the EEPOT analog section.

#### **PIN CONFIGURATION**



### **PIN NAMES**

Symbol	Description
SCL	Serial Clock
SDA	Serial Data
A0-A3	Device Address
V <sub>H0</sub> –V <sub>H1</sub> , V <sub>L0</sub> –V <sub>L1</sub>	Potentiometers (terminal equivalent)
V <sub>W0</sub> –V <sub>W1</sub>	Potentiometers (wiper equivalent)
WP	Hardware Write Protection
V+,V-	Analog Supplies
V <sub>CC</sub>	System Supply Voltage
V <sub>SS</sub>	System Ground
NC	No Connection

7028 FRM T01

### PRINCIPLES OF OPERATION

The X9418 is a highly integrated microcircuit incorporating two resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the EEPOT potentiometers.

### **Serial Interface**

The X9418 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9418 will be considered a slave device in all applications.

### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW periods ( $t_{LOW}$ ). SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

### **Start Condition**

All commands to the X9418 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH ( $t_{HIGH}$ ). The X9418 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

### **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH.

### Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data. The X9418 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9418 will respond with a final acknowledge.

### **Array Description**

The X9418 is comprised of two resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $V_H$  and  $V_L$  inputs).


At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(V_W)$  output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the WCR. These data registers and the WCR can be read and written by the host system.

### **Device Addressing**

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 1 below). For the X9418 this is fixed as 0101[B].

#### Figure 1. Slave Address




7028 FM3

The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0-A3 inputs. The X9418 compares the serial data stream with the address input state; a successful compare of all four address bits is required for the X9418 to respond with an acknowledge. The A<sub>0</sub>–A<sub>3</sub> inputs can be actively driven by CMOS input signals or tied to V<sub>CC</sub> or V<sub>SS</sub>.

### Acknowledge Polling

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms E<sup>2</sup>PROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9418 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9418 is still busy with the write operation no ACK will be returned. If the X9418 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.


### Flow 1. ACK Polling Sequence



### **Instruction Structure**

The next byte sent to the X9418 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the two pots and when applicable they point to one of four associated registers. The format is shown below in Figure 2.

Figure 2. Instruction Byte Format





7028 FM5

The four high order bits define the instruction. The next two bits (R1 and R0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last bits (P0) select which one of the two potentiometers is to be affected by the instruction. Bit 1 is defined to be 0.

Four of the nine instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions exchange data between the Wiper Counter Register and one of the data registers. A transfer from a data register to a Wiper Counter Register is essentially a write to a static RAM. The response of the wiper to this action will be delayed  $t_{WRL}$ . A transfer from the Wiper Counter Register (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the two potentiometers and one of its associated registers; or it may occur globally, wherein the transfer occurs between both of the potentiometers and one of their associated registers.

Four instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9418; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are: Read Wiper Counter Register (read the current wiper position of the selected pot), Write Wiper Counter Register (change current wiper position of the selected pot), Read Data Register (read the contents of the selected nonvolatile register) and Write Data Register (write a new value to the selected data register). The sequence of operations is shown in Figure 4.





The Increment/Decrement command is different from the other commands. Once the command is issued and the X9418 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse ( $t_{HIGH}$ ) while SDA


is HIGH, the selected wiper will move one resistor segment towards the V<sub>H</sub> terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the V<sub>L</sub> terminal. A detailed illustration of the sequence and timing for this operation are shown in Figures 5 and 6 respectively.

			Ir	nstru	ction	Set			
Instruction	l <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	R <sub>1</sub>	R <sub>0</sub>	P <sub>1</sub>	P <sub>0</sub>	Operation
Read Wiper Counter Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Counter Register pointed to by $P_0$
Write Wiper Counter Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Counter Register pointed to by $P_0$
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by $P_0$ and $R_1R_0$
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by $P_0$ and $R_1\!-\!R_0$
XFR Data Register to Wiper Counter Regis- ter	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by $P_0$ and $R_1$ - $R_0$ to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Reg- ister	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Counter Register pointed to by $P_0$ to the Data Register pointed to by $R_1$ - $R_0$
Global XFR Data Reg- isters to Wiper Counter Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of both Data Registers pointed to by $R_1 - R_0$ to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by $R_1-R_0$
Increment/Decrement Wiper Counter Regis- ter	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by ${\rm P}_0$


### Table 1. Instruction Set

**Notes:** (7) 1/0 = data is one or zero


7028 FM T02




### Figure 5. Increment/Decrement Command Squence




### Figure 6. Increment/Decrement Timing Limits











### DETAILED OPERATION

Both EEPOT potentiometers share the serial interface and share a common architecture. Each potentiometer has a Wiper Counter Register and four data registers. A detailed discussion of the register organization and array operation follows.

### Wiper Counter Register

The X9418 contains two Wiper Counter Registers, one for each EEPOT potentiometer. The Wiper Counter Register can be envisioned as a 6-bit parallel and serial load counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/ Decrement instruction. Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The WCR is a volatile register; that is, its contents are lost when the X9418 is powered-down. Although the register is automatically loaded with the value in R0 upon power-up, it should be noted this may be different from the value present at power-down.

### **Data Registers**

Each potentiometer has four nonvolatile data registers. These can be read or written directly by the host and data can be transferred between any of the four data registers and the control latch. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could possibly store system parameters or user preference data.

### **Register Descriptions**

Data Registers, (6-bit), non-volatile:

D5	D4	D3	D2	D1	D0
NV	NV	NV	NV	NV	NV
(MSB)					(LSB)

Four 6-bit Data Registers for each EEPOT. (eight 6-bit registers in total).

• {D5~D0}: These bits are for general purpose not volatile data storage or for storage of up to four different wiper values. The contents of Data Register 0 are automatically moved to the wiper counter register on power-up.

### Wiper Counter Register, (6-bit), volatile:

WP5	WP4	WP3	WP2	WP1	WP0
V	V	V	V	V	V
(MSB)					(LSB)

One 6-bit Wiper Counter Register for each EEPOT. (Four 6-bit registers in total.)

• {D5~D0}: These bits specify the wiper position of the respective EEPOT. The Wiper Counter Register is loaded on power-up by the value in Data Register 0. The contents of the WCR can be loaded from any of the other Data Register or directly. The contents of the WCR can be saved in a DR.

### Instruction Format

Notes: (1) "MACK"/"SACK": stands for the acknowledge sent by the master/slave.

- (2) "A3 ~ A0": stands for the device addresses sent by the master.
- (3) "X": indicates that it is a "0" for testing purpose but physically it is a "don't care" condition.
- (4) "I": stands for the increment operation, SDA held high during active SCL phase (high).
- (5) "D": stands for the decrement operation, SDA held low during active SCL phase (high).

### **Read Wiper Counter Register**

Т		evico den	-				/ice		S A		stru opc			ad	•	oer esse	es	S A	(5		wip t by	•				۹)	M A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	0	0	1	0	0	0	P 0	C K	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	C K	O P
																										70	)28 FI	м тоз

### Write Wiper Counter Register

S T		evice den	•	•			/ice esse		S A		stru opc			a	wiµ ddre	oer ess	es	S A	(s		•	•		tion on		A)	S A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	С К	1	0	1	0	0	0	0	P 0	C K	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	C K	0 P
																										70	)28 FN	Л T04

#### **Read Data Register**

S T			e ty tifie	•			/ice esse		S A		stru opc			a	wip ddre	oer esse	əs	S A	(:	sent	wip by					٩)	M A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	0	1	1	R 1	R 0	0	P 0	С К	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	C K	O P

#### 7028 FM T05

### Write Data Register

S T	device ident			dev ddre			S A		stru opc			ac	wip Idre		es	S A	(se	v ent k	•	•	oosi ster			A)	S A	S T	HIGH-VOLTAGE
A R T	0 1	0 1	A 3	A 2	A 1	A 0	C K	1	1	0	0	R 1	R 0	0	P 0	C K	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	C K	O P	WRITE CYCLE

### XFR Data Register to Wiper Counter Register

S T			e ty tifie			dev ddre			S A			ictio ode		ac	wip ddre	oer esse	es	S A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	1	0	1	R 1	R 0	0	P 0	C K	O P

7028 FM T07

7028 FM T06

### XFR Wiper Counter Register to Data Register

S T		vice den	-	-		dev ddre			S A			ictic ode		ad	wip dre		es	S A	S T	HIGH-VOLTAGE
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	1	1	0	R 1	R 0	0	P 0	C K	O P	WRITE CYCLE
																				7028 FM T08

### Increment/Decrement Wiper Counter Register

S T			e ty tifie				/ice		S A			uctic ode		a	wip ddre		es	S A			-	 	-	nent SD		S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	0	0	1	0	0	0	0	P 0	C K	I/ D	l/ D	•		•	I/ D	I/ D	O P


### Global XFR Data Register to Wiper Counter Register

S T			e ty tifie			dev ddre			S A		stru opc			a	wip ddre		es	S A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	0	0	0	1	R 1	R 0	0	0	C K	O P
																	70	028 FI	M T 10

### Global XFR Wiper Counter Register to Data Register


S T	ue	vice den	•	•		dev ddre			S A		stru opc			ac	wip dre		es	S A	S T	HIGH-VOLTAGE
A R T	0	1	0	1	A 3	A 2	A 1	A 0	С К	1	0	0	0	R 1	R 0	0	0	С К	O P	WRITE CYCLE

### SYMBOL TABLE



#### 7028 FM T11

### Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



7028 FM12

7028 FM T09

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature under Bias–65°C to +135°C Storage Temperature–65°C to +150°C	
Voltage on SDA, SCL or any Address Input	
with Respect to V <sub>SS</sub> –1V to +7V	/
Voltage on V+ (referenced to V <sub>SS</sub> ) 10V	/
Voltage on V- (referenced to V <sub>SS</sub> )10V	/
(V+) – (V-)	/
Any V <sub>H</sub>	+
Any V1V-	
Lead Temperature (Soldering, 10 seconds)	

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

Temp	Min.	Max.		Device	Supply Voltage (V <sub>CC</sub> ) Limits
Commercial	0°C	+70°C		X9418	5V ±10%
Industrial	-40°C	+85°C		X9418-2.7	2.7V to 5.5V
L		7028 FMT12	2		7028 FMT13

### ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

				Li	mits		
Symbol				Тур.	Max.	Units	Test Conditions
R <sub>TOTAL</sub>	End to End Resistance		-20		+20	%	
	Power Rating				50	mW	25°C, each pot
IW	Wiper Current	-3		+3	mA		
R <sub>W</sub>	Wiper Resistance			150	250	Ω	Wiper Current = ± 1mA
V+	Voltage on V+ Pin	X9418	+4.5		+5.5	v	
V+	voltage on v+ Pin	X9418-2.7	+2.7		+5.5	v	
V-	Voltago on V. Din	X9418	-5.5		-4.5	v	
v-	Voltage on V- Pin	X9418-2.7	-5.5		-2.7		
V <sub>TERM</sub>	Voltage on any V <sub>H</sub> or V <sub>1</sub> Pin		V-		V+	V	
	Noise		-140		dBV	Ref: 1kHz	
	Resolution (4)		1.6		%		
	Absolute Linearity (1)	-1		+1	MI <sup>(3)</sup>	Vw(n)(actual) - Vw(n)(expected)	
	Relative Linearity <sup>(2)</sup>	-0.2		+0.2	MI <sup>(3)</sup>	$V_{w(n + 1)} - [V_{w(n) + MI}]$	
	Temperature Coefficient		±300		ppm/°C		
	1					•	7028 F

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
--

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Nonvolatile Write)			1	mA	f <sub>SCL</sub> = 400KHz, SDA = Open, Other Inputs = V <sub>SS</sub>
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Move Wiper, Write, Read)			100	μΑ	f <sub>SCL</sub> = 400KHz, SDA = Open, Other Inputs = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)			1	μΑ	$SCL = SDA = V_{CC}, Addr. = V_{SS}$
I <sub>LI</sub>	Input Leakage Current			10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current			10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> x 0.5	V	
V <sub>IL</sub>	Input LOW Voltage	-0.5		V <sub>CC</sub> x 0.1	V	
V <sub>OL</sub>	Output LOW Voltage			0.4	V	I <sub>OL</sub> = 3mA

Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(2) Relative Linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

(3) MI = RTOT/63 or  $(V_H - V_L)/63$ , single pot

(4) Max. = all four arrays cascaded together, Typical = individual array resolutions.

#### ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Minimum Endurance	100,000	Data Changes per Register
Data Retention	100	Years

### CAPACITANCE

Symbol	Test	Max.	Units	Test Conditions
C <sub>I/O</sub> <sup>(5)</sup>	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(5)</sup>	Input Capacitance (A0, A1, A2, A3, and SCL)	6	pF	$V_{IN} = 0V$

7028 FMT17

7028 FMT16

#### **POWER-UP TIMING**

Symbol	Parameter	Max.	Units
t <sub>PUR</sub> <sup>(6)</sup>	Power-up to Initiation of Read Operation	1	ms
t <sub>PUW</sub> <sup>(6)</sup>	Power-up to Initiation of Write Operation	5	ms

### A.C. TEST CONDITIONS

Input Pulse Levels	$V_{CC}$ x 0.1 to $V_{CC}$ x 0.9
Input Rise and Fall Times	10ns
Input and Output Timing Level	V <sub>CC</sub> x 0.5


7028 FMT19

Notes: (5) This parameter is periodically sampled and not 100% tested
 (6) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the third (last) power supply (Vcc, V+ or V-) is stable until the specific instruction can be issued. These parameters are

periodically sampled and not 100% tested. (7) The bias order of power supply (Vcc, V+ and V-) don't care.



7028 FMT18



### AC TIMING (over recommended operating conditions)

Symbol	Parameter	Min.	Max.	Units
f <sub>SCL</sub>	Clock Frequency		400	kHz
t <sub>CYC</sub>	Clock Cycle Time	2500		ns
t <sub>HIGH</sub>	Clock High Time	600		ns
t <sub>LOW</sub>	Clock Low Time	1300		ns
t <sub>SU:STA</sub>	Start Setup Time	600		ns
t <sub>HD:STA</sub>	Start Hold Time	600		ns
t <sub>SU:STO</sub>	Stop Setup Time	600		ns
t <sub>SU:DAT</sub>	SDA Data Input Setup Time	100		ns
t <sub>HD:DAT</sub>	SDA Data Input Hold Time	30		ns
t <sub>R</sub>	SCL and SDA Rise Time		300	ns
t <sub>F</sub>	SCL and SDA Fall Time		300	ns
t <sub>AA</sub>	SCL Low to SDA Data Output Valid Time	100	900	ns
t <sub>DH</sub>	SDA Data Output Hold Time	50		ns
Τ <sub>Ι</sub>	Noise Suppression Time Constant at SCL and SDA inputs	50		ns
t <sub>BUF</sub>	Bus Free Time (Prior to Any Transmission)	1300		ns
t <sub>SU:WPA</sub>	WP, A0, A1, A2 and A3 Setup Time	0		ns
t <sub>HD:WPA</sub>	WP, A0, A1, A2 and A3 Hold Time	0		ns

### HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Тур.	Max.	Units
t <sub>WR</sub>	High-voltage Write Cycle Time (Store Instructions)	5	10	ms
				7028 FMT21


### **EEPOT TIMING**

Symbol	Parameter	Min.	Max.	Units
t <sub>WRPO</sub>	Wiper Response Time After The Third (Last) Power Supply Is Stable		10	μS
t <sub>WRL</sub>	Wiper Response Time After Instruction Issued (All Load Instructions)		10	μs
t <sub>WRID</sub>	Wiper Response Time From An Active SCL/SCK Edge (Increment/Decrement Instruction)		10	μS
	•			7028 FMT22


Notes: (8) A device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

### TIMING DIAGRAMS


### FIGURE 1. START and STOP Timing




### **FIGURE 2. Input Timing**





### **FIGURE 3. Output Timing**




### FIGURE 4. EEPOT Timing (for All Load Instructions)








## FIGURE 6. Write Protect and Device Address Pins Timing






### 24-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P


NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


### 24-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S




NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



### 24-LEAD PLASTIC, TSSOP PACKAGE TYPE V



### **ORDERING INFORMATION**



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### **U.S. PATENTS**

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.