

SLTS031A

(Revised 6/30/2000)

- 90% Efficiency
- Adjustable Output Voltage
- Internal Short Circuit Protection
- Over-Temperature Protection
- On/Off Control (Ground Off)
- Small SIP Footprint
- Wide Input Range

GND

 V_{out}

 V_{out}

Vout

V_{out} Adj

9

10


11 12

The PT6300 Series is a line of High-Performance 3 Amp, 12-Pin SIP (Single In-line Package) Integrated

Switching Regulators (ISRs) designed to meet the on-board power conversion needs of battery powered or other equipment requiring high efficiency and small size. This high performance ISR family offers a unique combination of features combining 90% typical efficiency with open-collector on/off control and adjustable output voltage.

Quiescent current in the shutdown mode is typically less than 100µA.

Standard Application



- C1 = Optional 1µF ceramic C_2 = Required 100 μ F electrolytic Q_1 = NFET

Pin-Out Information Ordering Information

in	Function	PT6302	= +5 Volts
	Inhibit (30V max)	PT6303	= +3.3 Volts
!	V _{in}	PT6304	= +12 Volts
	V _{in}		
+	Vin		
	GND		
5	GND	Pkg Sty	<u>le</u> 200
	GND	PT63	300)

PT6300

PT Series Suffix (PT1234X)

Case/Pin Configuration		
Vertical Through-Hole	N	
Horizontal Through-Hole	Α	
Horizontal Surface Mount	С	

Specifications


Characteristics			PT6300 SERIES			
(T _a =25°C unless noted)	Symbols	Conditions	Min	Тур	Max	Units
Output Current	I _o	Over V _{in} range	0.1*	_	3.0	A
Short Circuit Current	I_{sc}	$V_{\rm in} = V_{\rm o} + 5V$	_	5.0	_	Apk
Input Voltage Range (Note: inhibit function cannot be used above 30V.)	$ m V_{in}$	$0.1 \le I_o \le 3.0 \text{ A}$ $V_o = 3.3 V$ $V_o = 5 V$ $V_o = 12 V$	9 9 16	Ξ	26 30/38** 30/38**	V V V
Output Voltage Tolerance	$\Delta { m V_o}$	Over V_{in} Range, $I_o = 3.0$ A $T_a = 0^{\circ}$ C to $+60^{\circ}$ C	_	±1.0	±2.0	$%V_{o}$
Line Regulation	Regline	Over V _{in} range	_	±0.25	±0.5	$%V_{o}$
Load Regulation	Regload	$0.1 \le I_o \le 3.0 \text{ A}$	_	±0.25	±0.5	$%V_{o}$
V _o Ripple/Noise	V_n	$V_{in} = V_{in} \min, I_o = 3.0 A$	_	±2	_	$%V_{o}$
Transient Response with C _o = 100μF	$\overset{ extsf{t}_{ ext{tr}}}{ extsf{V}_{ ext{os}}}$	50% load change V _o over/undershoot	=	100 5.0	200 —	μSec %V _o
Efficiency	η	V_{in} =9V, I_{o} = 0.5 A, V_{o} = 3.3V V_{in} =9V, I_{o} = 0.5 A, V_{o} = 5V V_{in} =16V, I_{o} = 0.5 A, V_{o} = 12V		84 89 91	=	% % %
Switching Frequency	f_{o}	Over V_{in} and I_o ranges, V_o = 3.3V/5V V_o = 12V	400 600	500 750	600 900	kHz kHz
Shutdown Current	I_{sc}	$V_{in} = 15V$	_	100	_	μA
Quiescent Current	I_{nl}	$I_o = 0A$, $V_{in} = 10V$	_	10	_	mA
Output Voltage Adjustment Range	V_{o}	Below V _o Above V _o	See Application Notes.			
Absolute Maximum Operating Temperature Range	T_a		-40	_	+85	°C
Recommendated Operating Temperature Range	T_a	Free Air Convection, (40-60LFM) At V _{in} = 24V, I _o = 2.5A	-40	_	+80***	°C
Thermal Resistance	θ_{ja}	Free Air Convection (40-60LFM)	_	30	_	°C/W
Storage Temperature	T_s	_	-40	_	+125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3, 1 msec, Half Sine, mounted to a fixture	_	500	_	G's
Mechanical Vibration		Per Mil-STD-883D, Method 2007.2, 20-2000 Hz,Soldered in a PC board	_	10	_	G's
Weight	_	_	_	6.5	_	grams

ISR will operate to no load with reduced specifications.



ISR will operate to no load with reduced specifications.
*** Spec Thermal Derating chart.
Note: The PT6300 Series requires a 100µF electrolytic or tantalum output capacitor for proper operation in all applications.

3 Amp Adjustable Positive Step-down Integrated Switching Regulators



Note 1: All data listed in the above graphs except for derating data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR Note 2: Thermal derating graphs are developed in free air convection cooling of 40-60 LFM. (See Thermal Application note.)

Adjusting the Output Voltage of Power Trends' Wide Input Range Bus ISRs

The output voltage of the Power Trends' Wide Input Range Series ISRs may be adjusted higher or lower than the factory trimmed pre-set voltage with the addition of a single external resistor. Table 1 accordingly gives the allowable adjustment range for each model for either series as V_a (min) and V_a (max).

Adjust Up: An increase in the output voltage is obtained by adding a resistor R2, between pin 12 (V_o adjust) and pins 5-8 (GND).

Adjust Down: Add a resistor (R1), between pin 12 (V_o adjust) and pins 9-11(V_{out}).

Refer to Figure 1 and Table 2 for both the placement and value of the required resistor; either (R1) or R2 as appropriate.

Notes:

- 1. Use only a single 1% resistor in either the (R1) or R2 location. Place the resistor as close to the ISR as possible.
- 2. Never connect capacitors from V_o adjust to either GND or V_{out} . Any capacitance added to the V_o adjust pin will affect the stability of the ISR.
- 3. Adjustments to the output voltage may place additional limits on the maximum and minimum input voltage for the part. The revised maximum and minimum input voltage limits must comply with the following requirements. Note that the minimum input voltage limits are also model dependant.

$$V_{in}$$
 (max) = $(8 \times V_a)V$ or *30/38V, whichever is less.

*Limit is 30V when inhibit function is active.

PT6x0x/PT6x1x series:


$$V_{in}$$
 (min) = $(V_a + 4)V$ or 9V,
whichever is greater.

PT6x2x series:

$$V_{_{o}}$$
 <10V; $V_{_{in}}$ (min) = ($V_{_{a}}$ + 2.0)V or 7.0V, whichever is greater.

$$V_0 \ge 10V; V_{in} (min) = (V_a + 2.5)V$$

Figure 1



The values of (R1) [adjust down], and R2 [adjust up], can also be calculated using the following formulae.

(R1) =
$$\frac{R_o (V_a - 1.25)}{V_a - V_a} \quad k\Omega$$

$$R2 = \frac{1.25 R_o}{V_a - V_o} k\Omega$$

Where: V_{a} = Original output voltage

 V_a^0 = Adjusted output voltage

R = The resistance value from Table 1

Table 1

ISR ADJUSTMENT RANGE AND FORMULA PARAMETERS						
1Adc Rated	PT6102	PT6101		PT6103		
2Adc Rated	PT6213		PT6212	PT6214		
3Adc Rated	PT6303		PT6302	PT6304		
V _O (nom)	3.3	5.0	5.0	12.0		
V _a (min)	1.89	1.88	2.18	2.43		
V _a (max)	6.07	11.25	8.5	22.12		
R _O (kΩ)	66.5	150.0	90.9	243.0		

Application Notes continued

PT6100/6210/6300 Series

Table 2

	IENT RESISTOR	1			ISK ADJUSTIV	MENT RESISTOR	R VALUES (Cont)	
1Adc Rated	PT6102	PT6101		PT6103	1Adc Rated	PT6101		PT6103
2Adc Rated	PT6213		PT6212	PT6214	2Adc Rated		PT6212	PT6214
3Adc Rated	PT6303 3.3	5.0	PT6302	PT6304 12.0	3Adc Rated		PT6302	PT6304
V _o (nom) V _a (req.d)	3.3	5.0	5.0	12.0	V _o (nom)	5.0	5.0	12.0
	(20.0)1.0	(21.51.0			V _a (req.d)			
1.9	(30.9)kΩ	(31.5)kΩ			6.2	156.0kΩ	94.7kΩ	(207.0)kΩ
2.0	(38.4)kΩ	(37.5)kΩ			6.4	134.0kΩ	81.2kΩ	(223.0)kΩ
2.1	(47.1)kΩ	(44.0)kΩ	ma out o		6.6	117.0kΩ	71.0kΩ	(241.0)kΩ
2.2	(57.4)kΩ	(50.9)kΩ	(30.8)kΩ		6.8	104.0kΩ	63.1kΩ	(259.0)kΩ
2.3	(69.8)kΩ	(58.3)kΩ	(35.4)kΩ		7.0	93.8kΩ	56.8kΩ	(279.0)kΩ
2.4	(85.0)kΩ	(66.3)kΩ	(40.2)kΩ		7.2	85.2kΩ	51.6kΩ	(301.0)kΩ
2.5	(104.0)kΩ	(75.0)kΩ	(45.5)kΩ	(32.0)kΩ	7.4	78.1kΩ	47.3kΩ	(325.0) k Ω
2.6	(128.0)kΩ	(84.4)kΩ	(51.1)kΩ	(34.9)kΩ	7.6	72.1kΩ	43.7kΩ	(351.0) k Ω
2.7	(161.0)kΩ	(94.6)kΩ	(57.3)kΩ	(37.9)kΩ	7.8	67.0kΩ	40.6kΩ	(379.0)kΩ
2.8	(206.0)kΩ	(106.0)kΩ	(64.0)kΩ	(40.9)kΩ	8.0	62.5kΩ	37.9kΩ	(410.0) k Ω
2.9	(274.0kΩ	(118.0)kΩ	(71.4)kΩ	(44.1)kΩ	8.2	58.6kΩ	35.5kΩ	(444.0) k Ω
3.0	(388.0)kΩ	(131.0)kΩ	(79.5)kΩ	(47.3)kΩ	8.4	55.1kΩ	33.4kΩ	(483.0)kΩ
3.1	(615.0)kΩ	(146.0) k Ω	(88.5)kΩ	(50.5) k Ω	8.6	52.1kΩ		(525.0) k Ω
3.2	(1300.0) k Ω	(163.0) k Ω	(98.5)kΩ	(53.8)kΩ	8.8	49.3kΩ		(573.0) k Ω
3.3		(181.0) k Ω	(110.0) k Ω	(57.3)kΩ	9.0	46.9kΩ		(628.0) k Ω
3.4	831.0kΩ	(202.0) k Ω	(122.0) k Ω	(60.8) k Ω	9.5	41.7kΩ		(802.0) k Ω
3.5	416.0kΩ	(225.0) k Ω	(136.0) k Ω	(64.3) k Ω	10.0	37.5kΩ		(1060.0) k Ω
3.6	227.0kΩ	(252.0) k Ω	(153.0) k Ω	(68.0) k Ω	10.5	34.1kΩ		(1500.0) k Ω
3.7	208.0kΩ	(283.0) k Ω	(171.0) k Ω	(71.7) k Ω	11.0	31.3kΩ		
3.8	166.0kΩ	(319.0) k Ω	(193.0)kΩ	(75.6)kΩ	11.5			
3.9	139.0kΩ	(361.0) k Ω	(219.0)kΩ	(79.5) k Ω	12.0			
4.0	119.0kΩ	(413.0) k Ω	(250.0) k Ω	(83.5)kΩ	12.5			608.0kΩ
4.1	104.0kΩ	(475.0) k Ω	(288.0) k Ω	(87.7)kΩ	13.0			304.0kΩ
4.2	92.4kΩ	(533.0) k Ω	(335.0) k Ω	(91.9)kΩ	13.5			203.0kΩ
4.3	83.1kΩ	(654.0) k Ω	(396.0) k Ω	(96.3)kΩ	14.0			152.0 k Ω
4.4	75.6kΩ	(788.0) k Ω	(477.0) k Ω	(101.0) k Ω	14.5			122.0kΩ
4.5	69.3kΩ	(975.0) k Ω	(591.0) k Ω	(105.0) k Ω	15.0			101.0kΩ
4.6	63.9kΩ	(1260.0) k Ω	(761.0) k Ω	(110.0) k Ω	15.5			86.8kΩ
4.7	59.4kΩ	(1730.0) k Ω	(1050.0) k Ω	(115.0) k Ω	16.0			75.9kΩ
4.8	55.4kΩ		(1610.0) k Ω	(120.0) k Ω	16.5			67.5kΩ
4.9	52.0kΩ			(125.0) k Ω	17.0			60.8 k Ω
5.0	48.9kΩ			(130.0) k Ω	17.5			55.2kΩ
5.1	46.2kΩ	1880.0kΩ	1140.0kΩ	(136.0)kΩ	18.0			50.6kΩ
5.2	43.8kΩ	937.0kΩ	568.0kΩ	(141.0) k Ω	18.5			46.7kΩ
5.3	41.6kΩ	625.0kΩ	$379.0 \mathrm{k}\Omega$	(147.0) k Ω	19.0			43.4kΩ
5.4	39.6kΩ	469.0kΩ	284.0kΩ	(153.0) k Ω	19.5			40.5kΩ
5.5	37.8kΩ	375.0kΩ	$227.0 \mathrm{k}\Omega$	(159.0) k Ω	20.0			38.0kΩ
5.6	36.1kΩ	$313.0 \mathrm{k}\Omega$	189.0kΩ	(165.0) k Ω	20.5			35.7kΩ
5.7	34.6kΩ	$268.0 \mathrm{k}\Omega$	162.0kΩ	(172.0) k Ω	21.5			33.8kΩ
5.8	33.3kΩ	234.0kΩ	142.0kΩ	(178.0) k Ω	21.5			32.0kΩ
5.9	32.0kΩ	$208.0 \mathrm{k}\Omega$	126.0kΩ	(185.0) k Ω	22.0			30.4kΩ
6.0	$30.8 \mathrm{k}\Omega$	$188.0 \mathrm{k}\Omega$	$114.0 \mathrm{k}\Omega$	(192.0) k Ω				
D1 _ (Plue)	D2 Dlagle							

R1 = (Blue) R2 = Black

PT6100/6210/6300 Series

Using the Inhibit Function on Power Trends' Wide Input Range Bus ISRs

For applications requiring output voltage On/Off control, the 12pin ISR products incorporate an inhibit function. The function has uses in areas such as battery conservation, power-up sequencing, or any other application where the regulated output from the module is required to be switched off. The On/Off function is provided by the Pin 1 (*Inhibit*) control.

The ISR functions normally with Pin 1 open-circuit, providing a regulated output whenever a valid source voltage is applied to $V_{\rm in}$, (pins 2, 3, & 4). When a low-level² ground signal is applied to Pin 1, the regulator output will be disabled.

Figure 1 shows an application schematic, which details the typical use of the Inhibit function. Note the discrete transistor (Q1). The Inhibit control has its own internal pull-up with a maximum open-circuit voltage of 8.3VDC. Only devices with a true open-collector or open-drain output can be used to control this pin. A discrete bipolar transistor or MOSFET is recommended.

Equation 1 may be used to determine the approximate current drawn by Q1 when the inhibit is active.


Equation 1

$$I_{crbs} = V_{in} \div 155k\Omega \pm 20\%$$

Notes:


- The Inhibit control logic is similar for all Power Trends' modules, but the flexibility and threshold tolerances will be different. For specific information on the inhibit function of other ISR models, consult the applicable application note.
- 2. Use only a true open-collector device (preferably a discrete transistor) for the Inhibit input. <u>Do Not</u> use a pull-up resistor, or drive the input directly from the output of a TTL or other logic gate. To disable the output voltage, the control pin should be pulled low to less than +1.5VDC.
- 3. When the Inhibit control pin is active, i.e. pulled low, the maximum allowed input voltage is limited to +30Vdc.
- Do not control the Inhibit input with an external DC voltage. This will lead to erratic operation of the ISR and may over-stress the regulator.
- Avoid capacitance greater than 500pF at the Inhibit control pin. Excessive capacitance at this pin will cause the ISR to produce a pulse on the output voltage bus at turn-on.
- Keep the On/Off transition to less than 10μs. This
 prevents erratic operation of the ISR, which can cause a
 momentary high output voltage.

Figure 1



Turn-On Time: The output of the ISR is enabled automatically when external power is applied to the input. The *Inhibit* control pin is pulled high by its internal pull-up resistor. The ISR produces a fully regulated output voltage within 1-msec of either the release of the Inhibit control pin, or the application of power. The actual turn-on time will vary with the input voltage, output load, and the total amount of capacitance connected to the output. Using the circuit of Figure 1, Figure 2 shows the typical rise in output voltage for the PT6101 following the turn-off of Q1 at time t =0. The waveform was measured with a 9Vdc input voltage, and 5-Ohm resistive load.

Figure 2



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated