SLLS324D - DECEMBER 1998 - REVISED JULY 2000

- Low-Voltage Differential 50-Ω Line Drivers and Receivers
- Signaling Rates up to 500 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3 V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50-Ω Load
- Valid Output With as Little as 50-mV Input Voltage Difference
- Propagation Delay Times

Driver: 1.7 ns TypReceiver: 3.7 ns Typ

Power Dissipation at 200 MHz


Driver: 50 mW TypicalReceiver: 60 mW Typical

- LVTTL Input Levels Are 5 V Tolerant
- Driver Is High Impedance When Disabled or With V_{CC} < 1.5 V
- Receiver Has Open-Circuit Fail Safe
- Surface-Mount Packaging
 - D Package (SOIC)
 - DGK Package (MSOP) ('LVDM179 Only)


description

SN65LVDM179. The SN65LVDM180. SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 500 Mbps (per TIA/EIA-644 definition). These circuits are similar to TIA/ EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a $50-\Omega$ load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.


SN65LVDM179D (Marked as DM179 or LVM179) SN65LVDM179DGK (Marked as M79) (TOP VIEW)




SN65LVDM180D (Marked as LVDM180)



SN65LVDM050D (Marked as LVDM050)



SN65LVDM051D (Marked as LVDM051) (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS324D - DECEMBER 1998 - REVISED JULY 2000

description (continued)

The intended application of these devices and signaling techniques is point-to-point and multipoint, baseband data transmission over a controlled impedance media of approximately 100Ω of characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables.

The SN65LVDM179, SN65LVDM180, SN65LVDM050, and SN65LVDM051 are characterized for operation from -40°C to 85°C.

AVAILABLE OPTIONS

| | PACKAGE | | | | |
|---------------|----------------------|------------------------|--|--|--|
| TA | SMALL OUTLINE (D) | SMALL OUTLINE (DGK) | | | |
| -40°C to 85°C | SN65LVDM050D | _ | | | |
| | SN65LVDM051D | _ | | | |
| | SN65LVDM179D | SN65LVDM179DGK | | | |
| | SN65LVDM180D | _ | | | |

NOTE:

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics.

Function Tables

SN65LVDM179 RECEIVER

| INPUTS | OUTPUT |
|----------------------------------|--------|
| $V_{ID} = V_A - V_B$ | R |
| V _{ID} ≥ 50 mV | Н |
| -50 MV < V _{ID} < 50 mV | ? |
| V _{ID} ≤ -50 mV | L |
| Open | Н |

H = high level, L = low level, ? = indeterminate

SN65LVDM179 DRIVER

| INPUT | OUTPUTS | | | |
|-------|---------|---|--|--|
| D | Υ | Z | | |
| L | L | Н | | |
| Н | Н | L | | |
| Open | L | Н | | |

H = high level, L = low level

SN65LVDM180, SN65LVDM050, and SN65LVDM051 RECEIVER

| INPUTS | | OUTPUT |
|---|----|--------|
| $V_{ID} = V_A - V_B$ | RE | R |
| $V_{ID} \ge 50 \text{ mV}$ | L | Н |
| $-50 \text{ MV} < \text{V}_{\text{ID}} < 50 \text{ mV}$ | L | ? |
| $V_{ID} \le -50 \text{ mV}$ | L | L |
| Open | L | Н |
| X | Н | Z |

H = high level, L = low level, Z = high impedance,

X = don't care



Function Tables (Continued)


SN65LVDM180, SN65LVDM050, and SN65LVDM051 DRIVER

| INPUTS | | OUTF | PUTS |
|--------|----|------|------|
| D | DE | Υ | Z |
| L | Н | L | Н |
| Н | Н | Н | L |
| Open | Н | L | Н |
| Х | L | Z | Z |

H = high level, L = low level, Z = high impedance,

X = don't care

equivalent input and output schematic diagrams



SLLS324D - DECEMBER 1998 - REVISED JULY 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| Supply voltage range, V _{CC} (see Note 1) | 0.5 V to 4 V |
|--|------------------------------|
| Voltage range (D, R, DE, RE) | –0.5 V to 6 V |
| Voltage range (Y, Z, A, and B) | 0.5 V to 4 V |
| Electrostatic discharge: Y, Z, A, B, and GND (see Note 2) | CLass 3, A:12 kV, B:600 V |
| All | Class 3, A:7 kV, B:500 V |
| Continuous power dissipation | see dissipation rating table |
| Storage temperature range | –65°C to 150°C |
| Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds | 250°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C [‡] | T _A = 85°C POWER RATING |
|------------|---------------------------------------|---|---------------------------------------|
| D8 | 725 mW | 5.8 mW/°C | 377 mW |
| D14 or D16 | 950 mW | 7.8 mW/°C | 494 mW |
| DGK | 424 mW | 3.4 mW/°C | 220 mW |

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|---|--|-----|---------------------------------------|------|
| Supply voltage, V _{CC} | 3 | 3.3 | 3.6 | V |
| High-level input voltage, VIH | 2 | | | V |
| Low-level input voltage, V _{IL} | | | 0.8 | V |
| Magnitude of differential input voltage, V _{ID} | 0.1 | | 0.6 | V |
| Common-mode input voltage, V _{IC} (see Figure 6) | $\frac{\left V_{\text{ID}}\right }{2}$ | | $2.4 - \frac{\left V_{ID}\right }{2}$ | V |
| | 40 | | V _{CC} -0.8 | |
| Operating free-air temperature, T _A | -40 | | 85 | °C |



^{2.} Tested in accordance with MIL-STD-883C Method 3015.7.

SLLS324D - DECEMBER 1998 - REVISED JULY 2000

device electrical characteristics over recommended operating conditions (unless otherwise noted)

| | PARAME [*] | TER | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
|-----|---------------------|-----------------|---|-----|------|-----|------|
| | | SN65LVDM179 | No receiver load, driver R _L = 50Ω | | 10 | 15 | mA |
| | | | Driver and receiver enabled, no receiver load, driver RL = 50 Ω | | 10 | 15 | |
| | | SN65LVDM180 | Driver enabled, receiver disabled, $R_L = 50 \Omega$ | | 9 | 13 | mA |
| | | | Driver disabled, receiver enabled, no load | | 1.7 | 5 | |
| | | | Disabled | | 0.5 | 2 | |
| lcc | Supply current | | Drivers and receivers enabled, no receiver loads, driver RL = 50 Ω | | 19 | 27 | |
| | | SN65LVDM050 | Drivers enabled, receivers disabled, $R_L = 50 \Omega$ | | 16 | 24 | mA |
| | | | Drivers disabled, receivers enabled, no loads | | 4 | 6 | |
| | | | Disabled | | 0.5 | 1 | |
| | | SN65LVDM051 | Drivers enabled, no receiver loads, driver $R_L = 50 \Omega$ | | 19 | 27 | m ^ |
| | | SINOSEV DIVIOST | Drivers disabled, No loads | _ | 4 | 6 | mA |

[†] All typical values are at 25°C and with a 3.3 V supply.

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|-----------|---|-------|------|-------|------|
| V _{OD} | Differential output voltage magnitude | | D. 50.0 | 247 | 340 | 454 | |
| ΔIV _{OD} I | Change in differential output voltage magnitude betwee states | een logic | R_L = 50 Ω, See Figure 1 and Figure 2 | -50 | | 50 | mV |
| V _{OC} (SS) | Steady-state common-mode output voltage | | | 1.125 | 1.2 | 1.375 | V |
| ΔV _{OC} (SS) | Change in steady-state common-mode output voltage blogic states | etween | See Figure 3 | -50 | | 50 | mV |
| V _{OC(PP)} | Peak-to-peak common-mode output voltage | | | | 50 | 150 | mV |
| I | I Bala Javal Sanut avenue | DE | 16 | | -0.5 | -20 | ^ |
| lн | High-level input current | D | V _{IH} = 5 V | | 2 | 20 | μΑ |
| | Lauria di innutari mant | DE | V 00V | | -0.5 | -10 | ^ |
| IIL III | Low-level input current | D | V _{IL} = 0.8 V | | 2 | 10 | μΑ |
| 1 | Chart sing it autout assess | | VOY or $VOZ = 0$ V | | 7 | 10 | A |
| los | Short-circuit output current | | V _{OD} = 0 V | | 7 | 10 | mA |
| | LPak Samadana adam samad | | $V_{OD} = 600 \text{ mV}$ | | | ±1 | |
| loz | ligh-impedance output current | | $V_O = 0 \text{ V or } V_{CC}$ | | | ±1 | μΑ |
| I _{O(OFF)} | Power-off output current | | $V_{CC} = 0 \text{ V}, V_{O} = 3.6 \text{ V}$ | | | ±1 | μΑ |
| C _{IN} | Input capacitance | | | | 3 | · | pF |

SLLS324D - DECEMBER 1998 - REVISED JULY 2000

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|----------------------|---|-----------------------------------|--------------------------------|------------------|-----|------|
| V _{IT+} | Positive-going differential input voltage threshold | One Firms Freed Table 4 | | | 50 | \/ |
| V _{IT} - | Negative-going differential input voltage threshold | See Figure 5 and Table 1 | -50 | | | mV |
| VOH | High-level output voltage | I _{OH} = -8 mA | 2.4 | | | V |
| VOL | Low-level output voltage | $I_{OL} = 8 \text{ mA}$ | | | 0.4 | V |
| | Input ourrent (A or D inputs) | V _I = 0 | -2 | -11 | -20 | ^ |
| 11 | Input current (A or B inputs) | V _I = 2.4 V | V _I = 2.4 V -1.2 -3 | -3 | | μΑ |
| I _I (OFF) | Power-off input current (A or B inputs) | V _C C = 0 | | | ±20 | μΑ |
| lіН | High-level input current (enables) | V _{IH} = 5 V | | | 10 | μΑ |
| IլL | Low-level input current (enables) | V _{IL} = 0.8 V | | | 10 | μΑ |
| I _{OZ} | High-impedance output current | $V_O = 0 \text{ or } 5 \text{ V}$ | | | ±10 | μΑ |
| Cl | Input capacitance | | | 5 | | pF |

[†] All typical values are at 25°C and with a 3.3-V supply.

driver switching characteristics over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
|------------------|---|------------------------------|-----|------|-----|------|
| ^t PLH | Propagation delay time, low-to-high-level output | | | 1.7 | 2.7 | ns |
| ^t PHL | Propagation delay time, high-to-low-level output | | | 1.7 | 2.7 | ns |
| t _r | Differential output signal rise time | $R_1 = 50\Omega$ | | 0.6 | 1 | ns |
| tf | Differential output signal fall time | $C_{L}^{-} = 10 \text{ pF},$ | | 0.6 | 1 | ns |
| tsk(p) | Pulse skew (tpHL - tpLH) | See Figure 6 | | 250 | | ps |
| tsk(o) | Channel-to-channel output skew [‡] | | | 100 | | ps |
| tsk(pp) | Part-to-part skew§ | | | | 1 | ns |
| ^t PZH | Propagation delay time, high-impedance-to-high-level output | | | 6 | 10 | ns |
| ^t PZL | Propagation delay time, high-impedance-to-low-level output | | | 6 | 10 | ns |
| ^t PHZ | Propagation delay time, high-level-to-high-impedance output | See Figure 7 | | 4 | 10 | ns |
| tPLZ | Propagation delay time, low-level-to-high-impedance output | | | 5 | 10 | ns |

[†] All typical values are at 25°C and with a 3.3-V supply.

 $[\]ddagger t_{Sk(0)}$ is the maximum delay time difference between drivers on the same device.

[§] $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
|---------------------|---|---|-----|------|-----|------|
| t _{PLH} | Propagation delay time, low-to-high-level output | | | 3.7 | 4.5 | ns |
| tPHL | Propagation delay time, high-to-low-level output | C _L = 10 pF, See Figure 6 | | 3.7 | 4.5 | ns |
| t _{sk(p)} | Pulse skew (tpHL - tpLH) | Occ riguic o | | | ns | |
| t _{sk(o)} | Channel-to-channel output skew | | | 0.2 | | ns |
| t _{sk(pp)} | Part-to-part skew [‡] | | | | 1 | ns |
| t _r | Output signal rise time | C _L = 10 pF, | | 0.7 | 1.5 | ns |
| tf | Output signal fall time | See Figure 6 | | 0.9 | 1.5 | ns |
| tPZH | Propagation delay time, high-level-to-high-impedance output | | | 2.5 | | ns |
| tPZL | Propagation delay time, low-level-to-low-impedance output | 0 - | | 2.5 | | ns |
| t _{PHZ} | Propagation delay time, high-impedance-to-high-level output | See Figure 7 | | 7 | · | ns |
| t _{PLZ} | Propagation delay time, low-impedance-to-high-level output | | 4 | | ns | |

[†] All typical values are at 25°C and with a 3.3-V supply.

PARAMETER MEASUREMENT INFORMATION

driver





Figure 1. Driver Voltage and Current Definitions


[‡]t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . C_1 includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_{L} includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

PARAMETER MEASUREMENT INFORMATION

receiver





Figure 5. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

| APPLIED VOLTAGES (V) | | RESULTING DIFFERENTIAL INPUT VOLTAGE (mV) | RESULTING COMMON- MODE INPUT VOLTAGE (V) | | |
|----------------------|-----------------|---|--|--|--|
| VIA | V _{IB} | V _{ID} | V _{IC} | | |
| 1.225 | 1.175 | 50 | 1.2 | | |
| 1.175 | 1.225 | -50 | 1.2 | | |
| 2.375 | 2.325 | 50 | 2.35 | | |
| 2.325 | 2.375 | -50 | 2.35 | | |
| 0.05 | 0 | 50 | 0.05 | | |
| 0 | 0.05 | -50 | 0.05 | | |
| 1.5 | 0.9 | 600 | 1.2 | | |
| 0.9 | 1.5 | -600 | 1.2 | | |
| 2.4 | 1.8 | 600 | 2.1 | | |
| 1.8 | 2.4 | -600 | 2.1 | | |
| 0.6 | 0 | 600 | 0.3 | | |
| 0 | 0.6 | -600 | 0.3 | | |


receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 6. Timing Test Circuit and Waveforms

receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_I includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.




Figure 7. Enable/Disable Time Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

COMMON-MODE INPUT VOLTAGE vs SUPPLY VOLTAGE








Figure 8






TYPICAL CHARACTERISTICS





DRIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME



LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME FREE-AIR TEMPERATURE 2.5 ^t PLH – Low-To-High Propagation Delay Time – ns 2 VCC = 3.3 V VCC = 3 V V_{CC} = 3.6 V 1.5 _50 -30 10 30 50 90 70 T_A – Free-Air Temperature – $^{\circ}C$

Figure 14

DRIVER

Figure 13

TYPICAL CHARACTERISTICS

RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME




Figure 15

RECEIVER LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME




Figure 16

APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate



APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –50 mV and 50 mV and within its recommended input common-mode voltage range. Tl's LVDS receiver is different, however, in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 18. Open-Circuit Fail Safe of the LVDS Receiver


It is only under these conditions that the output of the receiver will be valid with less than a 50-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-187

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated